



Intel® E7500/E7505 Chipset

Thermal Design Guide

Intel® E7500/E7505 Chipset Memory Controller Hub (MCH) Thermal and Mechanical Design Guidelines

November 2002



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® E7500/E7505 chipset MCH may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel, Pentium, Intel Xeon and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2002, Intel Corporation



Contents

1	Introduction	7
	1.1 Design Flow	8
	1.2 Definition of Terms	9
	1.3 Reference Documents	10
2	Packaging Technology	11
3	Thermal Simulation	13
4	Thermal Specifications	15
	4.1 Case Temperature and Thermal Design Power	15
	4.2 Die Temperature	15
5	Thermal Metrology	17
	5.1 Die Temperature Measurements	17
	5.1.1 0° Angle Attach Methodology	17
	5.2 Power Simulation Software	19
6	Reference Thermal Solutions	21
	6.1 Operating Environment	21
	6.2 Mechanical Design Envelope	21
	6.3 Thermal Solution Assembly	23
	6.3.1 Heatsink Orientations	25
	6.3.2 Extruded Heatsink Profiles	26
	6.3.3 Mechanical Interface Material	27
	6.3.4 Thermal Interface Material	27
	6.3.5 Heatsink Clip	27
	6.3.6 Clip Retention Anchors	28
	6.3.7 Board Level Component Keep-out Dimensions	28
	6.4 Reliability Guidelines	30
	Appendix A: Thermal Solution Component Suppliers	31
	Appendix B: Mechanical Drawings	33

Figures

Figure 1. Thermal Design Process	8
Figure 2. MCH Package Dimensions (Side View)	11
Figure 3. MCH Package Dimensions (Top View)	12
Figure 4. 0° Angle Attach Methodology (Top View)	18
Figure 5. 0° Angle Attach Heatsink Modifications	18
Figure 6. Thermal Solution Decision Flowchart	19
Figure 7. Reference Heatsink Volumetric Envelope for the MCH	22
Figure 8. Reference Thermal Solution Assembly	23
Figure 9. Reference Thermal Solution Assembly (Side View)	24
Figure 10. Reference Thermal Solution (Top View)	24
Figure 11. Preferred Heatsink Orientation	25
Figure 12. Extruded Heatsink Profile	26
Figure 13. Alternate Tall Heatsink Profile	26
Figure 14. Heatsink Mechanical Gasket, Optional Two-Piece	27
Figure 15. Heatsink Retention Mechanism Layout	28
Figure 16. Retention Mechanism Component Keep-out Zones	29
Figure 17. MCH Heatsink Assembly	34
Figure 18. MCH Heatsink Clip	35

Tables

Table 1. Intel® E7500 Chipset MCH Thermal Specifications	15
Table 2. Intel® E7505 Chipset MCH Thermal Specifications	15
Table 3. Reliability Guidelines	30
Table 4. Complete Thermal Solution Kits	31
Table 5. Extruded Heatsinks	31
Table 6. Interface Materials	32
Table 7. Attach Hardware	32



Revision History

Revision Number	Description	Date
-001	Initial Release as an Intel® E7500 chipset specific document	February 2002
-002	<ul style="list-style-type: none">Added Intel® E7505 chipset specific information and re-titled documentUpdated E7500/E7505 chipset MCH thermal specificationsRemoved 90°C Angle Attach Die Temperature Measurement MethodologyUpdated Supplier Contact InformationAll reference to T_{die-hs} changed to T_{case}	November 2002

This page is intentionally left blank.

1 Introduction

As the complexity of computer systems increase, so do the power dissipation requirements. Care must be taken to ensure that the additional power is properly dissipated. Typical methods to improve heat dissipation include selective use of ducting, and/or passive heatsinks.

The goals of this document are:

- To specify the operating limits of the Intel® E7500/E7505 chipset MCH components.
- To describe a reference thermal solution that meets the thermal specifications of the Intel® E7500/E7505 chipset MCH components.

Properly designed solutions provide adequate cooling to maintain the E7500/E7505 chipset MCH die temperatures at or below thermal specifications. This is accomplished by providing a low local-ambient temperature, ensuring adequate local airflow, and minimizing the die to local-ambient thermal resistance. By maintaining the E7500/E7505 chipset MCH die temperature at or below the specified limits, a system designer can ensure the proper functionality, performance, and reliability of the chipset. Operation outside the functional limits can degrade system performance and may cause permanent changes in the operating characteristics of the component.

The simplest and most cost effective method is to improve the inherent system cooling characteristics through careful design and placement of fans, vents, and ducts. When additional cooling is required, component thermal solutions may be implemented in conjunction with system thermal solutions. The size of the fan or heatsink can be varied to balance size and space constraints with acoustic noise.


This document addresses thermal design and specifications for the E7500/E7505 chipset MCH components only. For thermal design information on other chipset components, refer to the respective component datasheet. For the P64H2, refer to the *Intel® PCI-64 Hub 2 (P64H2) Thermal Design Guidelines*. For the ICH3-S, refer to the *Intel® 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet*. For the ICH4, refer to the *Intel® 82801DB I/O Controller Hub 4 (ICH4) Datasheet*.

Note: Unless otherwise specified, the term “MCH” refers to both the E7500 chipset MCH and E7505 chipset MCH.

1.1 Design Flow

To develop a reliable, cost-effective thermal solution, several tools have been provided to the system designer. Figure 1 illustrates the design process implicit to this document and the tools appropriate for each step.

Figure 1. Thermal Design Process



1.2 Definition of Terms

Term	Definition
BGA	Ball Grid Array. A package type defined by a resin-fiber substrate, onto which a die is mounted, bonded and encapsulated in molding compound. The primary electrical interface is an array of solder balls attached to the substrate opposite the die and molding compound.
Intel® ICH3-S / Intel® ICH4	I/O Controller Hub. The chipset component that contains the primary PCI interface, LPC interface, USB, ATA-33, and other legacy functions.
MBGA	Mini Ball Grid Array. A version of the BGA with a smaller ball pitch.
MCH	Memory Controller Hub. The chipset component that contains the processor interface and the memory interface.
FC-BGA	Flip Chip Ball Grid Array. A package type defined by a resin-fiber substrate where a die is mounted using an underfilled C4 (Controlled Collapse Chipset Connection) attach style. The primary electrical interface is an array of solder balls attached to the substrate opposite the die. The device arrives at the customer with solder balls attached. This is the packaging technology used for the MCH.
Intel® P64H2	Bus Controller Hub. The chipset component that interfaces the PCI-X buses.
T _{case}	Maximum die temperature allows. This temperature is measured at the geometric center of the top of the package die.
TDP	Thermal Design Power. Thermal solutions should be designed to dissipate this target power level.

1.3 Reference Documents

Document	Document Number
<i>Intel® Xeon™ Processor Thermal Design Guidelines</i> http://www.intel.com/design/Xeon/guides/298348.htm	298348
<i>Intel® PCI/PCI-X 64-bit Hub 2 (P64H2) Thermal and Mechanical Design Guidelines</i>	298648
<i>Intel® Xeon™ Processor with 512-KB L2 Cache and Intel® E7500 Chipset Platform Design Guide</i>	298649
<i>Intel® E7500 Chipset: E7500 Memory Controller Hub (MCH) Datasheet</i>	290730
<i>Intel® Xeon™ Processor and Intel® E7505 Chipset Platform Design Guide</i>	251934
<i>Intel® E7505 Chipset Memory Controller Hub (MCH) Datasheet</i>	251932
<i>Intel® 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet</i>	290733
<i>Intel® 82801DB I/O Controller Hub 4 (ICH4) Datasheet</i>	290744
<i>Intel® 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Datasheet</i>	290732
<i>BGA/OLGA Assembly Development Guide</i>	Note 1
Thermal Design Suggestions for various form factors http://www.formfactors.org	


NOTES:

1. Contact your Intel Field Sales representative.

2 Packaging Technology

The E7500 chipset consists of three individual components: Intel® E7500 chipset MCH, Intel® 82870P2 P64H2, and Intel® 82801CA ICH3-S. The E7505 chipset includes the same components except for the I/O controller hub, which is an Intel® 82801DB ICH4. The E7500/E7505 chipset MCH components use a 42.5 mm, 6-layer FC-BGA package (see Figure 2 and Figure 3). For information on the P64H2 package, refer to the *Intel® 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Thermal and Mechanical Design Guidelines* and the *Intel® 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Datasheet*. For information on the ICH3-S package, refer to the *Intel® 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet*. For information on the ICH4 package, refer to the *Intel® 82801DB I/O Controller Hub 4 (ICH4) Datasheet*.

Figure 2. MCH Package Dimensions (Side View)




NOTES:

1. Primary datum $-C-$ and seating plane are defined by the spherical crowns of the solder balls.
2. All dimensions and tolerances conform to ANSI Y14.5M-1982.



Figure 3. MCH Package Dimensions (Top View)



- NOTES:**
1. All dimensions are in millimeters.
 2. All dimensions and tolerances conform to ANSI Y14.5M–1982.

3 Thermal Simulation

Intel provides thermal simulation models of the MCH and associated user's guides to aid system designers in simulating, analyzing, and optimizing their thermal solutions in an integrated system-level environment. The models are for use with the commercially available Computational Fluid Dynamics (CFD)-based thermal analysis tool "FLOTHERM*" (version 3.1 or higher) by Flomerics* Inc. Contact your Intel Field Sales representative to order the thermal models and user's guides.



This page is intentionally left blank.

4 Thermal Specifications

4.1 Case Temperature and Thermal Design Power

The TDP specifications are provide in Table 1 for the E7500 chipset MCH and Table 2 for the E7505 chipset MCH. FC-BGA packages have poor heat transfer capability into the board and have minimal thermal capability without thermal solutions. Intel recommends that system designers plan for one or more heatsinks when using the E7500/E7505 chipset.

4.2 Die Temperature

To ensure proper operation and reliability of the MCH, the die temperatures must be at or below the values specified in Table 1 and Table 2. System and/or component level thermal solutions are required to maintain die temperatures below the maximum temperature specification. Refer to Chapter 5 for guidelines on accurately measuring package die temperatures.

Table 1. Intel® E7500 Chipset MCH Thermal Specifications

Parameter	Maximum
T_{case}	102 °C
TDP	9 W

NOTE: T_{case} is defined as the maximum die temperature with the reference thermal solution attached.

Table 2. Intel® E7505 Chipset MCH Thermal Specifications

Parameter	Maximum
T_{case}	105 °C
TDP	8 W

NOTE: T_{case} is defined as the maximum die temperature with the reference thermal solution attached.



This page is intentionally left blank.

5 Thermal Metrology

The system designer must make temperature measurements to accurately determine the thermal performance of the system. Intel has established guidelines for proper techniques of measuring the MCH die temperature. Section 5.1 provides guidelines on how to accurately measure the MCH die temperatures. Section 5.2 contains information on running an application program that will emulate anticipated maximum thermal design power. The flowchart in Figure 6 offers guidelines for thermal performance and evaluation.

5.1 Die Temperature Measurements

To ensure functionality and reliability, the T_{case} of the MCH must be maintained at or below the maximum temperature specifications as noted in Table 1 and Table 2. The surface temperature at the geometric center of the die corresponds to T_{case} . Measuring T_{case} requires special care to ensure an accurate temperature measurement.


Temperature differences between the temperature of a surface and the surrounding local ambient air can introduce errors in the measurements. The measurement errors could be due to a poor thermal contact between the thermocouple junction and the surface of the package, heat loss by radiation and/or convection, conduction through thermocouple leads, or contact between the thermocouple cement and the heatsink base (if a heatsink is used). To maximum measurement accuracy, only the 0° degree thermocouple attach approach is recommended for thermocouple attach.

5.1.1 0° Angle Attach Methodology

1. Mill a 3.3 mm (0.13 in.) diameter and 1.5 mm (0.06 in.) deep hole centered on the bottom of the heatsink base.
2. Mill a 1.3 mm (0.05 in.) wide and 0.5 mm (0.02 in.) deep slot, from the centered hole to one edge of the heatsink. The slot should be in the direction parallel to the heatsink fins (see Figure 5).
3. Attach thermal interface material (TIM) to the bottom of the heatsink base.
4. Cut out portions of the TIM to make room for the thermocouple wire and bead. The cutouts should match the slot and hole milled into the heatsink base.
5. Attach a 36 gauge or smaller calibrated K-type thermocouple bead or junction to the center of the top surface of the die using high thermal conductivity cement. During this step, make sure no contact is present between the thermocouple cement and the heatsink base because any contact will affect the thermocouple reading. **It is critical that the thermocouple bead makes contact with the die** (see Figure 4).
6. Attach heatsink assembly to the MCH, and route thermocouple wire out through the milled slot.




Figure 4. 0° Angle Attach Methodology (Top View)



NOTE: Not to scale.

Figure 5. 0° Angle Attach Heatsink Modifications




NOTE: Not to scale.

5.2 Power Simulation Software

The power simulation software is a utility designed to dissipate the thermal design power on an E7500/E7505 chipset MCH when used in conjunction with Intel® Xeon™ processor with 512-KB L2 cache. The combination of the Xeon processor(s) with 512-KB L2 cache and the higher bandwidth capability of the E7500/E7505 chipsets enable new levels of system performance. To assess the thermal performance of the chipset MCH thermal solution under “worst-case realistic application” conditions, Intel has developed a software utility that operates the chipset at near worst-case power dissipation.

The utility has been developed solely for testing customer thermal solutions at near the thermal design power. Figure 6 shows a decision flowchart for determining thermal solution needs. Real future applications may exceed the thermal design power limit for transient time periods. For power supply current requirements under these transient conditions, refer to each component’s datasheet for the I_{CC} (Max Power Supply Current) specification. Contact your Intel Field Sales representative to obtain a copy of this software.

Figure 6. Thermal Solution Decision Flowchart



This page is intentionally left blank.

6 Reference Thermal Solutions

Intel has developed a reference thermal solution designed to meet the cooling needs of the E7500/E7505 chipset MCH at worst-case conditions. This chapter describes the overall requirements for the reference thermal solution, including critical-to-function dimensions, operating environment, and validation criteria. Other chipset components may or may not need thermal solutions, depending on specific system local-ambient operating conditions. For information on the P64H2 thermal solutions, refer to the *Intel® 82870P2 PCI-64 Hub 2 (P64H2) Thermal Design Guidelines*. For the ICH3-S, refer to thermal specification in the *Intel® 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet*. For the ICH4, refer to thermal specification in the *Intel® 82801DB I/O Controller Hub 4 (ICH4) Datasheet*.


6.1 Operating Environment

The reference thermal solution was designed assuming a maximum local-ambient temperature of 50°C. The minimum recommended airflow velocity at the heatsink is 200 lfm (linear feet per minute). The approaching airflow temperature is assumed to be equal to the local-ambient temperature. The thermal designer must carefully select the location to measure airflow to obtain an accurate estimate. These local-ambient conditions are based on a 35 °C external-ambient temperature at sea level. (External-ambient refers to the environment external to the system.)

6.2 Mechanical Design Envelope

Though each design may have unique mechanical volume and height restrictions or implementation requirements, the height, width, and depth constraints typically placed on the E7500/E7505 chipset MCH thermal solution are shown in Figure 7.

When using heatsinks that extend beyond the MCH reference heatsink envelope shown in Figure 7, any motherboard components placed between the heatsink and motherboard cannot exceed 2.286 mm (0.090 in.) in height.

Figure 7. Reference Heatsink Volumetric Envelope for the MCH

NOTE: Not to scale.

6.3 Thermal Solution Assembly

The reference thermal solution is a passive extruded heatsink with thermal and mechanical interfaces. It is attached using a clip with each end hooked through an anchor soldered to the board. Figure 8 shows the reference thermal solution assembly and associated components.

Figure 9 and Figure 10 show alternate views of the reference solution. Full mechanical drawings of the thermal solution assembly and the heatsink clip are provided in Appendix B. Appendix A contains vendor information for each thermal solution component.

Figure 8. Reference Thermal Solution Assembly







Figure 9. Reference Thermal Solution Assembly (Side View)**Figure 10. Reference Thermal Solution (Top View)**

6.3.1 Heatsink Orientations

To enhance the efficiency of the reference thermal solution, it is important for the designer to orient the fins properly with respect to the mean airflow direction. Simulation and experimental evidence have shown that the MCH heatsink thermal performance is enhanced when the fins are aligned with the mean airflow direction (Figure 11). Aligning the heatsink 45° relative to the airflow is acceptable but delivers reduced thermal performance.


Figure 11. Preferred Heatsink Orientation



6.3.2 Extruded Heatsink Profiles


The reference thermal solution uses an extruded heatsink for cooling the E7500/E7505 chipset MCH components. Figure 12 shows the heatsink profile. This document does not provide tolerance information. Check with your heatsink supplier for specific tolerances. Appendix A lists suppliers for the extruded heatsink. Other heatsinks with similar dimensions and increased thermal performance may be available, including the tall heatsink shown in Figure 13. Contact your heatsink supplier for information on alternate heatsinks.

Figure 12. Extruded Heatsink Profile



NOTE: Not to scale.

Figure 13. Alternate Tall Heatsink Profile




NOTE: Not to scale.

6.3.3 Mechanical Interface Material

Intel recommends the use of a mechanical interface material to avoid cracking of the exposed die under loading. The interface material reduces mechanical loads experienced by the die. The reference thermal solution uses a picture frame gasket of 0.813 mm (0.032 in.) thick Poron® foam. The foam gasket is a two-piece design with diagonal cuts at two corners as shown in Figure 14. A one-piece gasket design may be used instead without any impact to mechanical performance.

Figure 14. Heatsink Mechanical Gasket, Optional Two-Piece



NOTE: Not to scale.

6.3.4 Thermal Interface Material

A thermal interface material provides improved conductivity between the die and heatsink. The reference thermal solution uses Chomerics® T-710, 0.127 mm (0.005 in.) thick, 25.4 mm x 25.4 mm (1.0 in. x 1.0 in.) square.

6.3.5 Heatsink Clip

The reference solution uses a wire clip with hooked ends. The hooks attach to wire anchors to fasten the clip to the board. See Figure 18 in Appendix B for a mechanical drawing of the clip.


6.3.6 Clip Retention Anchors

For E7500/E7505 chipset-based platforms that have very limited board space, a clip retention anchor has been developed to minimize the impact of clip retention on the board. It is based on a standard three-pin jumper and is soldered to the board like any common through-hole header. A new anchor design is available with 45° bent leads to increase the anchor attach reliability over time. See Appendix A for the part number and supplier information.

6.3.7 Board Level Component Keep-out Dimensions

The locations of hole patterns and keep-out zones for the reference thermal solution are shown in Figure 15 and Figure 16.


Figure 15. Heatsink Retention Mechanism Layout



NOTES:

1. Dimensions are in inches.
2. Not to scale.

Figure 16. Retention Mechanism Component Keep-out Zones



NOTES:

1. Dimensions are in inches.
2. Not to scale.

6.4 Reliability Guidelines

Each motherboard, heatsink and attach combination may vary the mechanical loading of the component. Based on the end user environment, the user should define the appropriate reliability test criteria and carefully evaluate the completed assembly prior to use in high volume. Some general recommendations are shown in Table 3.

Table 3. Reliability Guidelines

Test	Test Profile	Pass/Fail Criteria
Mechanical Shock	50 g, board level, 11 msec, 3 shocks/axis	Visual Check and Electrical Functional Test
Random Vibration	7.3 g, board level, 45 min/axis, 50 Hz to 2000 Hz	Visual Check and Electrical Functional Test
Temperature Life	85 °C, 2000 hours total, checkpoints at 168, 500, 1000, and 2000 hours	Visual Check
Thermal Cycling	-5 °C to +70 °C, 500 cycles	Visual Check
Humidity	85% relative humidity, 55 °C, 1000 hours	Visual Check

NOTES:

1. It is recommended that the above tests are performed on a sample size of at least 12 assemblies from 3 lots of material.
2. Additional Pass/Fail Criteria may be added at the discretion of the user.

Appendix A: Thermal Solution Component Suppliers

Table 4. Complete Thermal Solution Kits

Part	Intel Part Number	Supplier	Contact Information
Pin Fin Heatsink Kit (31gm, 42 x 42 x 23 mm)	A69225-001	CCI/ACK	Harry Lin 714-739-5797 hlinack@aol.com Monica Chih 866-2-29952666x131 monica_chih@ccic.com.tw
		Foxconn	Bob Hall 503-693-3509 x235 bhall@foxconn.com
Alternate Pin Fin Heatsink Kit (43gm, 42 x 42 x 35 mm)	A69225-002	CCI/ACK	Harry Lin 714-739-5797 hlinack@aol.com Monica Chih 866-2-29952666x131 monica_chih@ccic.com.tw
		Foxconn	Bob Hall 503-693-3509x235 bhall@foxconn.com

Table 5. Extruded Heatsinks

Part	Intel Part Number	Supplier	Contact Information
Pin Fin Heatsink Kit (31gm, 42 x 42 x 23 mm)	A20930-001	CCI/ACK	Harry Lin 714-739-5797 hlinack@aol.com Monica Chih 866-2-29952666x131 monica_chih@ccic.com.tw
		Foxconn	Bob Hall 503-693-3509x235 bhall@foxconn.com
Alternate Pin Fin Heatsink Kit (43gm, 42 x 42 x 35 mm)	A13506-001	CCI/ACK	Harry Lin 714-739-5797 hlinack@aol.com Monica Chih 866-2-29952666x131 monica_chih@ccic.com.tw
		Foxconn	Bob Hall 503-693-3509x235 bhall@foxconn.com

Table 6. Interface Materials

Part	Intel Part Number	Supplier (Part Number)	Contact Information
Thermal Interface (T-710)	—	Chomerics (69-12-22315-T710)	Todd Sousa 360- 606-8171 tsousa@parker.com
Mechanical Interface (Poron*)	A69141-001	Boyd	Rhoda Kennedy 503-972-3170 rkennedy@boydcorp.com Vince Kopec 206-542-8930 vkopec@boydcorp.com

Table 7. Attach Hardware

Part	Intel Part Number	Supplier	Contact Information
Heatsink Attach Clip	A69230-001	CCI/ACK	Harry Lin 714-739-5797 hlinack@aol.com Monica Chih 866-2-29952666x131 monica_chih@ccic.com.tw
		Foxconn	Bob Hall 503-693-3509 x235 bhall@foxconn.com
Solder-Down Anchor	A13494-005	Foxconn	Julia Jiang 408-919-6178 juliaj@foxconn.com

Note: The enabled components may not be currently available from all suppliers. Contact the supplier directly to verify time of component availability.


Appendix B: Mechanical Drawings

This appendix contains the following drawings:

- MCH Heatsink Assembly
- MCH Heatsink Clip



Figure 17. MCH Heatsink Assembly



2.46
[62, 5]

.08R
[2]

1.09
[27, 7]

105° REF

26°

.07
[1, 8]

90.0°

1.10
[2, 8]

.43
[10, 9]

1.68
[42, 7]

.39
[9, 9]

.15
[3, 9]

.10
[2, 5]

.32 CTF
[8, 2]

SECTION A-A
SCALE 3.000

DESIGNED BY DATE
DRAWN BY DATE
CHECKED BY DATE
APPROVED BY DATE

THIRD ANGLE PROJECTION

UNLESS OTHERWISE SPECIFIED
INTERPRET DIMENSIONS AND TOLERANCES
IN ACCORDANCE WITH ASME Y14.5-1994
DIMENSIONS ARE IN INCHES
TOLERANCES:
XX ± 0.01
XXX ± 0.001
ANGLES ± 3.0°

HEATSINK RETAINING CLIP

2200 MISSION COLLEGE BLVD.
P.O. BOX 58119
SANTA CLARA, CA 95052-0119

10/10/99

1 OF 1