# Revision History

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>December 2009</td>
<td>2.0</td>
<td>Initial public release.</td>
</tr>
</tbody>
</table>
## Contents

1.0 **Introduction** ................................................................. 7  
1.1 Scope ................................................................................... 7  
1.2 Reference Documents .......................................................... 7  
1.3 Product Codes ..................................................................... 8  

2.0 **Frequency Control Device Design Considerations** ........... 8  
2.1 Frequency Control Component Types ................................... 8  
2.2 Quartz Crystal ...................................................................... 8  
2.3 Fixed Crystal Oscillator ....................................................... 8  
2.4 Programmable Crystal Oscillators ....................................... 9  

3.0 **Ceramic Resonator** ........................................................... 9  

4.0 **Crystal Selection Parameters** ........................................... 10  
4.1 Vibrational Mode ............................................................... 10  
4.2 Nominal Frequency ............................................................. 10  
4.3 Frequency Tolerance ........................................................... 11  
4.4 Temperature Stability and Environmental Requirements ........ 11  
4.5 Calibration Mode .................................................................. 11  
4.6 Load Capacitance ............................................................... 12  
4.7 Shunt Capacitance ............................................................... 12  
4.8 Equivalent Series Resistance ............................................... 12  
4.9 Drive Level .......................................................................... 13  
4.10 Aging .................................................................................. 13  
4.11 Reference Crystal .............................................................. 13  
4.12 Reference Crystal Selection ............................................... 13  
4.12.1 Circuit Board .................................................................. 14  
4.12.2 Temperature Changes .................................................... 14  

5.0 **Ethernet Component Design Guidelines** ......................... 14  
5.1 Designing with the 82541ER Gigabit Controllers ................... 14  
5.1.1 82541ER Ethernet Controller LAN Disable Guidelines ........... 14  
5.1.2 Power Supplies for the 82541ER Controller ......................... 15  
5.1.3 Power Sequencing ............................................................. 15  
5.1.4 82541ER Controller Power Supply Filtering ....................... 15  
5.1.5 82541ER Controller Power Management and Wake Up ........... 16  
5.1.6 82541ER Device Test Capability ....................................... 16  
5.1.7 82541ER Oscillator Solution ............................................ 17  

6.0 **PCB Routing Guidelines** .................................................. 18  
6.1 Critical Dimensions for Discrete Magnetics Module and RJ-45  18  
6.1.1 Distance A: Magnetics to RJ-45 ....................................... 19  
6.1.2 Distance B: GbE Controller to Magnetics ............................ 19  
6.1.3 Terminating Differential Pairs for 82541ER-Based Designs ....... 19  
6.1.4 Distance C: GbE Controller to Chipset .............................. 19  
6.1.5 Distance D: The Overall Length of Differential Traces from LAN to RJ-45 19  
6.1.6 Distance E: GbE Controller to PCB Edge ......................... 20  
6.2 Critical Dimensions for an Integrated Magnetics Module ......... 20  
6.2.1 Distance A: The Overall Length of Differential Traces .......... 20  
6.2.2 Distance B: GbE Controller to Chipset ............................ 20  
6.2.3 Distance C: GbE Controller to PCB Edge ......................... 20  
6.3 General LAN Differential Pair Trace Routing Considerations .... 20  
6.3.1 Trace Routing and Geometry ........................................... 21  
6.4 Schematic for EEPROM Footprint ..................................... 24
7.0 Selecting a Magnetics Module for 10/100/1000 LOM Designs ........................................ 24
  7.1 Qualifying Magnetics for an 82541ER LOM Design .................................................. 24
8.0 EEPROM Information .................................................................................................... 25
  8.1 Serial EEPROM for 82541ER Controller Implementations ...................................... 25
  8.1.1 EEPROM Map Information ........................................................................... 26
9.0 Pin Number to Signal Mapping with Population Options ........................................... 27
10.0 Schematic and Board Layout Checklists .................................................................... 29
11.0 Reference Schematics ............................................................................................... 29
  A Measuring LAN Reference Frequency Using a Frequency Counter ......................... 36
  A.1 Background ...................................................................................................... 36
  A.2 Required Test Equipment ................................................................................... 36
  A.3 Indirect Probing Method ..................................................................................... 36
  A.4 Indirect Frequency Measurement and Frequency Accuracy Calculation Steps ........ 37
  B GigConf.exe Register Settings for 82541ER Devices ............................................. 39
Note: This page intentionally left blank.
1.0 Introduction

The 82541ER Gigabit Ethernet (GbE) Controller is manufactured using a 15 mm x 15 mm, 196-ball grid array package.

1.1 Scope

This guide assumes that designers are acquainted with high-speed design and board layout techniques.

1.2 Reference Documents

The following documents provide additional information:

- 82541ER Datasheet, Intel Corporation.
- 82541GI(EI)/82547GI(EI)/82541ER EEPROM Map and Programming Information, Intel Corporation
- PCI Local Bus Specification, PCI Special Interest Group
- PCI Bus Power Management Interface Specification, Rev. 1.1, PCI Special Interest Group
- IEEE Standard 802.3u, 1995 Edition, Institute of Electrical and Electronics Engineers
- IEEE Standard 802.3x, 1997 Edition, Institute of Electrical and Electronics Engineers
- IEEE Standard 802.3z, 1998 Edition, Institute of Electrical and Electronics Engineers
- IEEE Standard 802.3ab, 1999 Edition, Institute of Electrical and Electronics Engineers
- Crystal Technical Glossary. Fox Electronics.
1.3 Product Codes

Table 1 lists the product ordering code for the 82541ER.

<table>
<thead>
<tr>
<th>Device</th>
<th>Product Code</th>
<th>Product Code (Lead Free)</th>
</tr>
</thead>
<tbody>
<tr>
<td>82541ER</td>
<td>GD82541ER</td>
<td>LU82541ER</td>
</tr>
</tbody>
</table>

2.0 Frequency Control Device Design Considerations

This section provides information regarding frequency control devices, including crystals and oscillators, for use with all Intel® Ethernet controllers. Several suitable frequency control devices are available; none of which present any unusual challenges in selection. The concepts documented herein are applicable to other data communication circuits, including Physical Layer devices (PHYs).

The Intel® Ethernet controllers contain amplifiers which, when used with the specific external components, form the basis for feedback oscillators. These oscillator circuits, which are both economical and reliable, are described in more detail in Section 4.0.

The Intel® Ethernet controllers also have bus clock input functionality, however a discussion of this feature is beyond the scope of this document, and will not be addressed.

The chosen frequency control device vendor should be consulted early in the design cycle. Crystal and oscillator manufacturers familiar with networking equipment clock requirements may provide assistance in selecting an optimum, low-cost solution.

2.1 Frequency Control Component Types

Several types of third-party frequency reference components are currently marketed. A discussion of each follows, listed in preferred order.

2.2 Quartz Crystal

Quartz crystals are generally considered to be the mainstay of frequency control components due to their low cost and ease of implementation. They are available from numerous vendors in many package types and with various specification options.

2.3 Fixed Crystal Oscillator

A packaged fixed crystal oscillator is comprised of an inverter, a quartz crystal, and passive components conveniently packaged together. The device renders a strong, consistent square wave output. Oscillators used with microprocessors are supplied in many configurations and tolerances.

Crystal oscillators should be restricted to use in special situations, such as shared clocking among devices or multiple controllers. As clock routing can be difficult to accomplish, it is preferable to provide a separate crystal for each device.
For Intel® Ethernet controllers, it is acceptable to overdrive the internal inverter by connecting a 25 MHz external oscillator to the X1 lead, leaving the X2 lead unconnected. The oscillator should be specified to drive CMOS logic levels, and the clock trace to the controller should be as short as possible. Controller specifications typically call for a 40% (minimum) to 60% (maximum) duty cycle and a ±50 ppm frequency tolerance.

### 2.4 Programmable Crystal Oscillators

A programmable oscillator can be configured to operate at many frequencies. The device contains a crystal frequency reference and a phase lock loop (PLL) clock generator. The frequency multipliers and divisors are controlled by programmable fuses.

A programmable oscillator’s accuracy depends heavily on the Ethernet controller’s differential transmit lines. The Physical Layer (PHY) uses the clock input from the device to drive a differential Manchester (for 10 Mbps operation), an MLT-3 (for 100 Mbps operation) or a PAM-5 (for 1000 Mbps operation) encoded analog signal across the twisted pair cable. These signals are referred to as self-clocking, which means the clock must be recovered at the receiving link partner. Clock recovery is performed with another PLL that locks onto the signal at the other end.

PLLs are prone to exhibit frequency jitter. The transmitted signal can also have considerable jitter even with the programmable oscillator working within its specified frequency tolerance. PLLs must be designed carefully to lock onto signals over a reasonable frequency range. If the transmitted signal has high jitter and the receiver’s PLL loses its lock, then bit errors or link loss can occur.

PHY devices are deployed for many different communication applications. Some PHYs contain PLLs with marginal lock range and cannot tolerate the jitter inherent in data transmission clocked with a programmable oscillator. The American National Standards Institute (ANSI) X3.263-1995 standard test method for transmit jitter is not stringent enough to predict PLL-to-PLL lock failures, therefore, the use of programmable oscillators is generally not recommended.

### 3.0 Ceramic Resonator

Similar to a quartz crystal, a ceramic resonator is a piezoelectric device. A ceramic resonator typically carries a frequency tolerance of ±0.5%, – inadequate for use with Intel® Ethernet controllers, and therefore, should not be utilized.
4.0 Crystal Selection Parameters

All crystals used with Intel® Ethernet controllers are described as "AT-cut,” which refers to the angle at which the unit is sliced with respect to the long axis of the quartz stone. Table 2 lists the crystal electrical parameters and provides suggested values for typical designs. These parameters are described in the following subsections.

Table 2. Crystal Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Suggested Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vibrational Mode</td>
<td>Fundamental</td>
</tr>
<tr>
<td>Nominal Frequency</td>
<td>25.000 MHz at 25°C (required)</td>
</tr>
<tr>
<td>Frequency Tolerance</td>
<td>±30 ppm recommended</td>
</tr>
<tr>
<td></td>
<td>±50 ppm across the entire operating temperature range (required by IEEE specifications)</td>
</tr>
<tr>
<td>Temperature Stability</td>
<td>±50 ppm at 0°C to 70°C</td>
</tr>
<tr>
<td>Calibration Mode</td>
<td>Parallel</td>
</tr>
<tr>
<td>Crystal Load Capacitance</td>
<td>16 pF to 20 pF</td>
</tr>
<tr>
<td>Shunt Capacitance</td>
<td>6 pF maximum</td>
</tr>
<tr>
<td>Equivalent Series Resistance</td>
<td>50 Ω maximum</td>
</tr>
<tr>
<td>Drive Level</td>
<td>0.5 mW maximum</td>
</tr>
<tr>
<td>Aging</td>
<td>±5 ppm per year maximum</td>
</tr>
</tbody>
</table>

Table 3 lists the approved crystals for use with the 82541ER C0 stepping.

Table 3. 82541ER Recommended Crystals

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Manufacturer’s Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Raltron (&lt;20 Ω ESR and +/-30 ppm)</td>
<td>AS-25.000-20-F-SMD-TR</td>
</tr>
<tr>
<td>Citizen</td>
<td>HCM family that meets the crystal specifications.</td>
</tr>
<tr>
<td>TXC</td>
<td>6C25000131</td>
</tr>
</tbody>
</table>

4.1 Vibrational Mode

Crystals in the above-referenced frequency range are available in both fundamental and third overtone. Unless there is a special need for third overtone, use fundamental mode crystals.

At any given operating frequency, third overtone crystals are thicker and more rugged than fundamental mode crystals. Third overtone crystals are more suitable for use in military or harsh industrial environments. Third overtone crystals require a trap circuit (extra capacitor and inductor) in the load circuitry to suppress fundamental mode oscillation as the circuit powers up. Selecting values for these components is beyond the scope of this document.

4.2 Nominal Frequency

Intel® Ethernet controllers use a crystal frequency of 25.000 MHz. The 25 MHz input is used to generate a 125 MHz transmit clock for 100BASE-TX and 1000BASE-TX operation – 10 MHz and 20 MHz transmit clocks, for 10BASE-T operation.
4.3 Frequency Tolerance

The frequency tolerance for an Ethernet physical layer device is dictated by the IEEE 802.3 specification as ±50 parts per million (ppm). This measurement is referenced to a standard temperature of 25° C. Intel recommends a frequency tolerance of ±30 ppm.

4.4 Temperature Stability and Environmental Requirements

Temperature stability is a standard measure of how the oscillation frequency varies over the full operational temperature range (and beyond). Several optional temperature ranges are currently available, including -40° C to +85° C for industrial environments. Some vendors separate operating temperatures from temperature stability. Manufacturers may also list temperature stability as 50 ppm in their data sheets.

*Note:* Crystals also carry other specifications for storage temperature, shock resistance, and reflow solder conditions. Crystal vendors should be consulted early in the design cycle to discuss the application and its environmental requirements.

4.5 Calibration Mode

The terms “series-resonant” and “parallel-resonant” are often used to describe crystal oscillator circuits. Specifying parallel mode is critical to determining how the crystal frequency is calibrated at the factory.

A crystal specified and tested as series resonant oscillates without problem in a parallel-resonant circuit, but the frequency is higher than nominal by several hundred parts per million. The purpose of adding load capacitors to a crystal oscillator circuit is to establish resonance at a frequency higher than the crystal’s inherent series resonant frequency.

Figure 1 illustrates a simplified schematic of the 82541ER’s oscillator circuit. The crystal and the capacitors form a feedback element for the internal inverting amplifier. This combination is called parallel-resonant, because it has positive reactance at the selected frequency. In other words, the crystal behaves like an inductor in a parallel LC circuit. Oscillators with piezoelectric feedback elements are also known as “Pierce” oscillators.

![Figure 1. 82541ER Oscillator Circuit](image-url)
4.6 Load Capacitance

The formula for crystal load capacitance is as follows:

\[ C_L = \frac{(C1 \cdot C2)}{(C1 + C2)} + C_{stray} \]

where \( C1 = C2 = 22 \text{ pF} \) (as suggested in most Intel reference designs)

and \( C_{stray} \) = allowance for additional capacitance in pads, traces and the chip carrier within the Ethernet controller package

An allowance of 3 pF to 7 pF accounts for lumped stray capacitance. The calculated load capacitance is 16 pF with an estimated stray capacitance of about 5 pF.

Individual stray capacitance components can be estimated and added. For example, surface mount pads for the load capacitors add approximately 2.5 pF in parallel to each capacitor. This technique is especially useful if Y1, C1 and C2 must be placed farther than approximately one-half (0.5) inch from the controller. It is worth noting that thin circuit boards generally have higher stray capacitance than thick circuit boards.

Standard capacitor loads used by crystal manufacturers include 16 pF, 18 pF and 20 pF. Any of these values will generally operate with the controller. However, a difference of several picofarads between the calibrated load and the actual load will pull the oscillator slightly off frequency.

The oscillator frequency should be measured with a precision frequency counter where possible. The load specification or values of C1 and C2 should be fine tuned for the design. As the actual capacitance load increases, the oscillator frequency decreases.

Note: C1 and C2 may vary by as much as 5% from their nominal values.

4.7 Shunt Capacitance

The shunt capacitance parameter is relatively unimportant compared to load capacitance. Shunt capacitance represents the effect of the crystal’s mechanical holder and contacts. The shunt capacitance should equal a maximum of 6 pF (7 pF is also acceptable).

4.8 Equivalent Series Resistance

Equivalent Series Resistance (ESR) is the real component of the crystal’s impedance at the calibration frequency, which the inverting amplifier’s loop gain must overcome. ESR varies inversely with frequency for a given crystal family. The lower the ESR, the faster the crystal starts up. Use crystals with an ESR value of 50 \( \Omega \) or better.

Note: Check the specific controller documentation carefully; some devices may have tighter ESR requirements.
4.9 Drive Level

Drive level refers to power dissipation in use. The allowable drive level for a Surface Mounted Technology (SMT) crystal is less than its through-hole counterpart, because surface mount crystals are typically made from narrow, rectangular AT strips, rather than circular AT quartz blanks.

Some crystal data sheets list crystals with a maximum drive level of 1 mW. However, Intel® Ethernet controllers drive crystals to a level less than the suggested 0.5 mW value. This parameter does not have much value for on-chip oscillator use.

4.10 Aging

Aging is a permanent change in frequency (and resistance) occurring over time. This parameter is most important in its first year because new crystals age faster than old crystals. Use crystals with a maximum of ±5 ppm per year aging.

4.11 Reference Crystal

The normal tolerances of the discrete crystal components can contribute to small frequency offsets with respect to the target center frequency. To minimize the risk of tolerance-caused frequency offsets causing a small percentage of production line units to be outside of the acceptable frequency range, it is important to account for those shifts while empirically determining the proper values for the discrete loading capacitors, C1 and C2.

Even with a perfect support circuit, most crystals will oscillate slightly higher or slightly lower than the exact center of the target frequency. Therefore, frequency measurements (which determine the correct value for C1 and C2) should be performed with an ideal reference crystal. When the capacitive load is exactly equal to the crystal’s load rating, an ideal reference crystal will be perfectly centered at the desired target frequency.

4.12 Reference Crystal Selection

There are several methods available for choosing the appropriate reference crystal:

- If a Saunders and Associates (S&A) crystal network analyzer is available, then discrete crystal components can be tested until one is found with zero or nearly zero ppm deviation (with the appropriate capacitive load). A crystal with zero or near zero ppm deviation will be a good reference crystal to use in subsequent frequency tests to determine the best values for C1 and C2.
- If a crystal analyzer is not available, then the selection of a reference crystal can be done by measuring a statistically valid sample population of crystals, which has units from multiple lots and approved vendors. The crystal, which has an oscillation frequency closest to the center of the distribution, should be the reference crystal used during testing to determine the best values for C1 and C2.
- It may also be possible to ask the approved crystal vendors or manufacturers to provide a reference crystal with zero or nearly zero deviation from the specified frequency when it has the specified CLoad capacitance.

When choosing a crystal, customers must keep in mind that to comply with IEEE specifications for 10/100/1000Base-T Ethernet LAN, the transmitter reference frequency must be precise within ±50 ppm. Intel® recommends customers to use a transmitter reference frequency that is accurate to within ±30 ppm to account for variations in crystal accuracy due to crystal manufacturing tolerance. For information about measuring transmitter reference frequency, refer to Appendix A.
### 4.12.1 Circuit Board

Since the dielectric layers of the circuit board are allowed some reasonable variation in thickness, the stray capacitance from the printed board (to the crystal circuit) will also vary. If the thickness tolerance for the outer layers of dielectric are controlled within ±17 percent of nominal, then the circuit board should not cause more than ±2 pF variation to the stray capacitance at the crystal. When tuning crystal frequency, it is recommended that at least three circuit boards are tested for frequency. These boards should be from different production lots of bare circuit boards.

Alternatively, a larger sample population of circuit boards can be used. A larger population will increase the probability of obtaining the full range of possible variations in dielectric thickness and the full range of variation in stray capacitance.

Next, the exact same crystal and discrete load capacitors (C1 and C2) must be soldered onto each board, and the LAN reference frequency should be measured on each circuit board.

The circuit board, which has a LAN reference frequency closest to the center of the frequency distribution, should be used while performing the frequency measurements to select the appropriate value for C1 and C2.

### 4.12.2 Temperature Changes

Temperature changes can cause the crystal frequency to shift. Therefore, frequency measurements should be done in the final system chassis across the system’s rated operating temperature range.

### 5.0 Ethernet Component Design Guidelines

This section provides recommendations for selecting components and connecting special pins. The main design elements are the 82541ER Gigabit Ethernet Controller, a magnetics module with RJ-45 connector, and a crystal clock source.

### 5.1 Designing with the 82541ER Gigabit Controllers

This section provides design guidelines specific to the 82541ER Gigabit Ethernet Controllers.

### 5.1.1 82541ER Ethernet Controller LAN Disable Guidelines

The 82541ER controller has a LAN disable function that is present on FLSH_SO, ball P9. This pin can be connected to a General Purpose I/O (GPIO) pin to enable the BIOS to disable the Ethernet port. If the serial Flash interface is populated, the Flash serial output pin must not interfere with this function.

Do not attempt to use the LAN_POWER_GOOD signal for a LAN disable input on the 82541ER device. This pin is intended to operate as a power-on reset connected to a power monitor circuit.

The input of the 82541ER FLSH_SO (pin P9) is the LAN_DISABLE# signal. It is sampled on the rising edge of LAN_PWRGOOD or RST#. The signal must be held valid for 80 ns after either rising edge.
If it is sampled high, the LAN functions normally. If it is sampled low, then the following occurs:

1. The LAN is disabled.
2. The PHY is powered down.
3. Most MAC clock domains are gated.
4. Most functional blocks are held in reset.
5. PCI inputs and outputs are floated.
6. The device will not respond to PCI cycles (including configuration cycles).
7. The device is put in a low power state, which is equivalent to D3 without wakeup or manageability.

5.1.2 Power Supplies for the 82541ER Controller

The 82541ER controller requires three power supplies: 1.2 V, 1.8 V, and 3.3 V. The 1.2 V supply must provide approximately 500 mA current, and the 1.8 V supply, approximately 230 mA current. The 3.3 V supply must provide only 30 mA current.

A central power supply can provide all the required voltage sources, or the power can be derived and regulated locally near the Ethernet control circuitry. All voltage sources must remain present during lower power states in order to use the 82541ER LAN wake up capability. This consideration makes it more likely that at least some of the voltage sources will be local.

Instead of using external regulators to supply 1.2 V and 1.8 V, power transistors can be used in conjunction with on-chip regulation circuitry. (See the reference schematic for an implementation example.)

The 82541ER controller has a LAN_PWR_GOOD input. Treat this signal as an external device reset which works in conjunction with the internal power-on reset circuitry. In the situation where a central power supply furnishes all the voltage sources, LAN_PWR_GOOD can be tied to the POWER_GOOD output of the power supply. Designs that generate some of the voltages locally can connect LAN_PWR_GOOD to a power monitor chip.

5.1.3 Power Sequencing

The power sources are all expected to ramp up during a brief power-up interval (approximately 20 ms) with LAN_PWR_GOOD de-asserted. The 82541ER controller must not be left in a prolonged state where some, but not all, voltages are applied. Note that:

- The 3.3 V source should be powered up prior to the 1.2 V or 1.8 V sources.
- The 1.2 V and 1.8 V power supplies may power up simultaneously.
- At any time during power up, the supply voltages must be: 1.2 V < 1.8 V < 3.3 V.

5.1.4 82541ER Controller Power Supply Filtering

The 82541ER controller switches relatively high currents at high frequencies, requiring generous use of both bulk capacitance and high speed decoupling capacitance adjacent to the device.

Bypass capacitors for each power rail should be 0.1 µF. If possible, orient the capacitors close to the device and adjacent to power pads. Decoupling capacitors should connect to the power and ground planes with short, thick traces (15 mils or 0.4 mm or more), and 14 mil (3.5 mm) vias per capacitor pad.
Furnish approximately 20 µF of bulk capacitance for each of the main 1.2 V and 1.8 V levels. This can be easily achieved by using two 10 µF capacitors, placing them as close to the device power connections as possible.

5.1.5 82541ER Controller Power Management and Wake Up

The 82541ER Gigabit Ethernet Controller supports low power operation as defined in the PCI Bus Power Management Specification. There are two defined power states, D0 and D3. The D0 state provides full power operation and is divided into two sub-states: D0u (uninitialized) and D0a (active). The D3 state provides low power operation and is also divided into two sub-states: D3hot and D3cold.

To enter the low power state, the software driver must stop data transmission and reception. Either the operating system or the driver must program the Power Management Control/Status Register (PMCSR) and the Wakeup Control Register (WUC). If wakeup is desired, the appropriate wakeup LAN address filters must also be set. The initial power management settings are specified by EEPROM bits.

When the 82541ER controller transitions to either of the D3 low power states, the 1.2 V, 1.8 V, and 3.3 V sources must continue to be supplied to the device. Otherwise, it will not be possible to use a wakeup mechanism. The AUX_POWER signal is a logic input to the 82541ER controller that denotes auxiliary power is available. If AUX_POWER is asserted, the 82541ER device will advertise that it supports wake up from a D3cold state.

The 82541ER device supports both Advanced Power Management (APM) wakeup and Advanced Configuration and Power Interface (ACPI) wakeup. APM wakeup has also been known in the past as “Wake on LAN.”

Wakeup uses the PME# signal to wake the system. PME# is an active low signal connected to a GPIO port on the ICH5 that goes active in response to receiving a Magic Packet*, a network wake-up packet, or link status change indication. PME# remains asserted until it is disabled through the Power Management Control/Status Register.

5.1.6 82541ER Device Test Capability

The 82541ER Gigabit Ethernet Controller contains a test access port conforming to the IEEE 1149.1a-1994 (JTAG) Boundary Scan specification. To use the test access port, these balls need to be connected to pads accessible by the test equipment. The TRST# input also needs to be connected to ground through a pull-down resistor (approximately 100 Ω) so that the test capability cannot be invoked by mistake.

A Boundary Scan Definition Language (BSDL) file describing the 82541ER device is available for use in your test environment. Contact your Intel representative for more details.

The controller also contains an XOR test tree mechanism for simple board tests. Details of XOR tree operation may be obtained through your Intel representative.
5.1.7 **82541ER Oscillator Solution**

There are two oscillator solutions for the 82541ER: high voltage and low voltage.

5.1.7.1 **High Voltage Solution (VDD = 3.3 V)**

This solution involves capacitor C1, which forms a capacitor divider with C\textsubscript{stray} of about 20 pF. This attenuates the input clock amplitude and adjusts the clock oscillator load capacitance.

\[
V_{in} = VDD \times \left(\frac{C1}{C1 + C_{stray}}\right) \\
V_{in} = 3.3 \times \left(\frac{C1}{C1 + C_{stray}}\right)
\]

This enables load clock oscillators of 15 pF to be used. If the value of C\textsubscript{stray} is unknown, C1 should be adjusted by tuning the input clock amplitude to approximately 1 V\textsubscript{pp}. If C\textsubscript{stray} equals 20 pF, then C1 is 10 pF ±10%.

A low capacitance, high impedance probe (C < 1 pF, R > 500 KΩ) should be used for testing. Probing the parameters can affect the measurement of the clock amplitude and cause errors in the adjustment. A test should also be done after the probe has been removed for circuit operation.

If jitter performance is poor, a lower jitter clock oscillator can be implemented.
5.1.7.2 Low Voltage Solution (VDD = 1.8 V)

The low voltage solution is similar to the high voltage solution. However, the low voltage includes a low consumption and low jitter clock oscillator that uses a 1.8 V external power supply. In this case, C1 will require adjusting according to the stray capacitance from X1.

![Low Voltage Solution Diagram](image)

6.0 PCB Routing Guidelines

6.1 Critical Dimensions for Discrete Magnetics Module and RJ-45

There are four critical dimensions that must be considered during the layout phase of an 82541ER LAN On Motherboard (LOM) implementation. These dimensions are identified in Figure 2 as A, B, C and D.

![Critical Dimensions Diagram](image)

Figure 2. Critical Dimensions for 82541ER Component Placement
6.1.1 Distance A: Magnetics to RJ-45

The distance labeled “A” in Figure 1 should be given highest priority in board layout. The distance between the magnetics and RJ-45 should be less than 1 inch of separation. The following trace characteristics are important and should be observed.

- Differential Impedance: The differential impedance should be 100 $\Omega$. The single ended trace impedance will be approximately 50 $\Omega$; however, the differential impedance can also be affected by the spacing between the traces.
- Trace Symmetry: Differential pairs should be routed with consistent separation and with exactly the same lengths and physical dimensions.

6.1.2 Distance B: GbE Controller to Magnetics

The distance labeled “B” should also be designed to be less than one inch between devices. The high-speed nature of the signals propagating through the traces requires that the distance between these components be closely observed. In general, any section of traces intended for use with high-speed signals should observe proper termination practices. Proper termination of signals can reduce reflections caused by impedance mismatches between devices and traces.

6.1.3 Terminating Differential Pairs for 82541ER-Based Designs

Four differential pairs are terminated using 49.9 $\Omega$ (1% tolerance) resistors, placed near the GbE controller. One resistor connects to the MDI+ (MDI positive) signal trace and another resistor connects to the MDI- (MDI negative) signal trace. The opposite ends of the resistors connect together and to ground through a single 0.1 $\mu$F capacitor. The capacitor should be placed as close as possible to the 49.9 $\Omega$ resistors, using a wide trace.

*Note:* Do not vary the suggested component values. Be sure to lay out symmetrical pads and traces for these components such that the length and symmetry of the differential pairs are not disturbed.

6.1.4 Distance C: GbE Controller to Chipset

The PCI bus on 82541ER meets PCI 2.3 specification. The trace routing on the bus should follow the appropriate PCI specification.

The Ethernet controllers operate as PCI slave devices for configuration and register programming. After the devices have been properly initialized, they can also operate as PCI masters to fetch memory descriptors and to read/write data buffers.

The devices are capable of operating in either a 5 V or 3.3 V signaling environment. The VIO terminals can be connected to either 3.3 V or 5 V to choose the appropriate PCI bus levels. These connections bias the controller PCI I/O buffers for the correct switching strength. However, all other digital inputs and outputs use 3.3 V signaling unless specified separately.

6.1.5 Distance D: The Overall Length of Differential Traces from LAN to RJ-45

The overall length of differential pairs should be less than four inches measured from the GbE controller to RJ-45 through the magnetics module.

The lengths of the differential traces (within each pair) should be equal within 50 mils (1.25 mm) and as symmetrical as possible.
6.1.6 Distance E: GbE Controller to PCB Edge
The GbE controller should be placed at least two inches from the printed circuit board edge.

6.2 Critical Dimensions for an Integrated Magnetics Module

6.2.1 Distance A: The Overall Length of Differential Traces
The overall length of differential pairs should be less than four inches measured from the GbE controller across the magnetics module to the RJ-45 connector (see Figure 6.2.1).

Figure 3. Critical Dimensions for 82541ER Component Placement with Integrated Magnetics Module

6.2.2 Distance B: GbE Controller to Chipset
For PCI bus on the 82541ER, the bus routing should meet the PCI 2.3 specification.

6.2.3 Distance C: GbE Controller to PCB Edge
The GbE controller should be placed at least one inch from the PCB edge.

6.3 General LAN Differential Pair Trace Routing Considerations
Trace routing considerations are important to minimize the effects of crosstalk and propagation delays on sections of the board where high-speed signals exist. Signal traces should be kept as short as possible to decrease interference from other signals, including those propagated through power and ground planes.

Observe the following suggestions to help optimize board performance (Note: Some suggestions are specific to a 4.3 mil stackup.):
- Maintain constant symmetry and spacing between the traces within a differential pair.
- Keep the signal trace lengths of a differential pair equal to each other.
• Keep the total length of each differential pair under four inches. Many customer designs with differential traces longer than five inches have had one or more of the following issues:
  — IEEE PHY conformance failures
  — Excessive Electro Magnetic Interference (EMI)
  — Degraded receive Bit Error Rate (BER)
• Do not route the transmit differential traces closer than 100 mils to the receive differential traces.
• Do not route any other signal traces both parallel to the differential traces and closer than 100 mils to the differential traces (300 mils is recommended).
• Keep maximum separation between differential pairs to seven mils.
• For high-speed signals, the number of corners and vias should be kept to a minimum. If a 90° bend is required, it is recommended to use two 45° bends instead.
• Traces should be routed away from board edges by a distance greater than the trace height above the ground plane. This allows the field around the trace to couple more easily to the ground plane rather than to adjacent wires or boards.
• Do not route traces and vias under crystals or oscillators. This prevents coupling to or from the clock. And as a general rule, place traces from clocks and drives at a minimum distance from apertures by a distance that is greater than the largest aperture dimension.

6.3.1 Trace Routing and Geometry

The key factors in controlling trace EMI radiation are the trace length and the ratio of trace-width to trace-height above the ground plane (see Figure 4). To minimize trace inductance, high-speed signals and signal layers that are close to a ground or power plane should be as short and wide as practical. Ideally, this trace width to height above the ground plane ratio is between 1:1 and 3:1. To maintain trace impedance, the width of the trace should be modified when changing from one board layer to another if the two layers are not equidistant from the power or ground plane. Differential trace impedances should be controlled to be ~100 Ω. It is necessary to compensate for trace-to-trace edge coupling, which can lower the differential impedance by up to 10 Ω when the traces within a pair are closer than 30 mils (edge-to-edge).

Traces between decoupling and I/O filter capacitors should be as short and wide as practical. Long and thin traces are more inductive and would reduce the intended effect of decoupling capacitors. Also for similar reasons, traces to I/O signals and signal terminations should be as short as possible. Vias to the decoupling capacitors should be sufficiently large in diameter to decrease series inductance. Additionally, the GbE controller should not be closer than one inch to the connector/magnetics/edge of the board.
Figure 4.  Trace Routing

6.3.1.1  Signal Isolation

Some rules to follow for signal isolation:
- Separate and group signals by function on separate layers if possible. Maintain a gap of 100 mils between all differential pairs (Ethernet) and other nets, but group associated differential pairs together.

*Note:* Over the length of the trace run, each differential pair should be at least 0.3 inches away from any parallel signal traces.
- Physically group together all components associated with one clock trace to reduce trace length and radiation.
- Isolate I/O signals from high speed signals to minimize crosstalk, which can increase EMI emission and susceptibility to EMI from other signals.
- Avoid routing high-speed LAN traces near other high-frequency signals associated with a video controller, cache controller, CPU, or other similar devices.

6.3.1.2  Magnetics Module General Power and Ground Plane Considerations

To properly implement the common mode choke functionality of the magnetics module the chassis or output ground (secondary side of transformer) should be separated from the digital or input ground (primary side) by a physical separation of 100 mils minimum.
6.3.1.3 Separation

Good grounding requires minimizing inductance levels in the interconnections and keeping ground returns short, signal loop areas small, and power inputs bypassed to signal return, will significantly reduce EMI radiation.

Follow these rules to help reduce circuit inductance in both back planes and motherboards:

Route traces over a continuous plane with no interruptions (don’t route over a split plane). If there are vacant areas on a ground or power plane, avoid routing signals over the vacant area. This increases inductance and EMI radiation levels.

Separate noisy digital grounds from analog grounds to reduce coupling. Noisy digital grounds can affect sensitive DC subsystems.

All ground vias should be connected to every ground plane. In addition, every power via should be connected to all power planes at equal potential. This helps reduce circuit inductance.

Physically locate grounds between a signal path and its return. This minimizes the loop area.

Avoid fast rise/fall times as much as possible. Signals with fast rise and fall times contain many high frequency harmonics which can radiate EMI.

- The ground plane beneath the filter/transformer module should be split (see Figure 5). The RJ-45 connector side of the transformer module should have chassis ground beneath it. By splitting ground planes beneath transformer, noise coupling between the primary and secondary sides of the transformer and between the adjacent coils in the transformer is minimized. There should not be a power plane under the magnetics module.
6.4 Schematic for EEPROM Footprint

Figure 6 shows the EEPROM footprint for the 82541ER.

![EEPROM footprint diagram]

Figure 6. 82541ER EEPROM Footprint

7.0 Selecting a Magnetics Module for 10/100/1000 LOM Designs

7.1 Qualifying Magnetics for an 82541ER LOM Design

One of the most important component choices in a GbE controller LOM design is the magnetics module. The module has a critical effect on overall IEEE and emission compliance. The device selected should meet the required design performance. Occasionally, components that meet basic specifications can cause the system (LOM, NIC, Repeater, etc.) to fail because of unintentional interactions with board effects. Examples of these phenomena could be an unexpected series of parallel capacitance values or expected series inductance values within the magnetics module. This can cause the design to fail certain IEEE specifications.

In order to help OEMs qualify a magnetics module, Intel provides the electrical specifications for magnetics modules used with Intel’s LOM or NIC designs as a reference (refer to Table 4 and Table 5).

Note: Table 4 lists the LAN magnetics that have been used successfully in some applications but might not be successful for all applications.

Table 4. LAN Magnetics Modules

<table>
<thead>
<tr>
<th>Vendor</th>
<th>Magnetics Module</th>
<th>Integrated/Discrete</th>
<th>If Integrated, With or Without USB?</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pulse*</td>
<td>H5007</td>
<td>Discrete</td>
<td></td>
</tr>
<tr>
<td>Bel*</td>
<td>S558-S999-P3</td>
<td>Discrete</td>
<td></td>
</tr>
<tr>
<td>We-Midcom*</td>
<td>000-7412-35</td>
<td>Discrete</td>
<td></td>
</tr>
<tr>
<td>Pulse</td>
<td>JY0-0019NL</td>
<td>Integrated</td>
<td>Yes (2)</td>
</tr>
<tr>
<td>Bel</td>
<td>0862-131T-43</td>
<td>Integrated</td>
<td>No</td>
</tr>
<tr>
<td>Bel</td>
<td>0826-1XLT-23</td>
<td>Integrated</td>
<td>No</td>
</tr>
<tr>
<td>Pulse</td>
<td>JW0A2P019D</td>
<td>Integrated</td>
<td>Yes (2)</td>
</tr>
<tr>
<td>SpeedTech*</td>
<td>P25-BFB4-RDW9</td>
<td>Integrated</td>
<td>Yes (2)</td>
</tr>
<tr>
<td>Tyco*</td>
<td>1840023-1</td>
<td>Integrated</td>
<td>Yes (2)</td>
</tr>
</tbody>
</table>
Table 5. **Electrical Specifications at 25°C for GbE Silicon**

| Insertion Loss (TX / RX) |  
|--------------------------|--------------------------|
| 0.1 through 999 kHz      | 1.0 dB maximum            |
| 1.0 through 60.0 MHz     | 0.6 dB maximum            |
| 60.1 through 80.0 MHz    | 0.8 dB maximum            |
| 80.1 through 100.0 MHz   | 1.0 dB maximum            |
| 100 through 125.0 MHz    | 2.4 dB maximum            |

<table>
<thead>
<tr>
<th>Return Loss (TX / RX)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 through 40.0 MHz</td>
</tr>
<tr>
<td>40.1 through 100 MHz</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Common Mode-to-Common Mode Rejection</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 through 60 MHz</td>
</tr>
<tr>
<td>60.1 through 100 MHz</td>
</tr>
<tr>
<td>100.1 through 150 MHz</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Differential-to-Common Mode Rejection</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 through 60 MHz</td>
</tr>
<tr>
<td>60.1 through 100 MHz</td>
</tr>
<tr>
<td>100.1 through 150 MHz</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Crosstalk Isolation (TX / RX)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0 through 80 MHz</td>
</tr>
<tr>
<td>80.1 through 150 MHz</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>High Voltage Isolation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1500 Vrms minimum, at 50 to 60 Hz, for 60 sec.</td>
</tr>
<tr>
<td>OCL with 8 mA Bias</td>
</tr>
</tbody>
</table>

### 8.0 EEPROM Information

82541ER EEPROMs are used for hardware and software configuration and are read by software to determine specific design features.

### 8.1 Serial EEPROM for 82541ER Controller Implementations

82541ER Gigabit Ethernet Controllers can use either a Microwire* or an SPI* serial EEPROM. The EEPROM mode is selected on the EEMODE input (pin J4). A no connect denotes an SPI EEPROM and a 100 Ω pull-down resistor to ground denotes a Microwire EEPROM. Several words of the EEPROM are accessed automatically by the device after reset to provide pre-boot configuration data before it is accessed by host software. The remainder of the EEPROM space is available to software for storing the MAC address, serial numbers, and additional information.

For non-ASF applications, a 64 register by 16-bit Microwire serial EEPROM should be used, and for ASF 1.0 applications, a larger 93C66 Microwire or AT25040 SPI serial EEPROM. ASF 2.0 requires an 8 KB SPI serial EEPROM.
The EEPROM access algorithm programmed into the 82541ER controller is compatible with most, but not all, commercially available 3.3 V Microwire* interface, serial EEPROM devices, with 64 x 16 (or 256 x 16) organization and a 1 MHz speed rating. The 82541ER EEPROM access algorithm drives extra pulses on the shift clock at the beginnings and ends of read and write cycles. The extra pulses may violate the timing specifications of some EEPROM devices. In selecting a serial EEPROM, choose a device that specifies “don’t care” shift clock states between accesses.

Microwire EEPROMs that have been found to work satisfactorily with the 82541ER Gigabit Ethernet Controller are listed in Table 6.

### Table 6. Microwire 64 x 16 Serial EEPROMs

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Manufacturer’s Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Atmel</td>
<td>AT93C46&lt;sup&gt;1&lt;/sup&gt;</td>
</tr>
<tr>
<td>Catalyst</td>
<td>CAT93C46&lt;sup&gt;1,2&lt;/sup&gt;</td>
</tr>
</tbody>
</table>

1. No manageability provided.
2. Revision H is not supported. Product die revision letter is marked on top of the package as a suffix to the production data code (e.g., AYWWH.)

SPI EEPROMs that have been found to work satisfactorily with the 82541ER device are listed in Table 7. SPI EEPROMs must be rated for a clock rate of at least 2 MHz.

### Table 7. SPI Serial EEPROMs for 82541ER Controller

<table>
<thead>
<tr>
<th>Application</th>
<th>Manufacturer</th>
<th>Manufacturer’s Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASF 1.0 or IMPI pass through</td>
<td>ATMEL</td>
<td>AT25040</td>
</tr>
<tr>
<td>ASF 2.0 or IMPI advanced pass through</td>
<td>ATMEL</td>
<td>AT25080</td>
</tr>
</tbody>
</table>

8.1.1 EEPROM Map Information

Table 8 lists the EEPROM map for the 82541ER Gigabit Ethernet Controller. For details on the EEPROM, refer to the Intel® 82547GI(EI)/82541(PI/GI/EI)/82541ER EEPROM Map and Programming Information.

### Table 8. 82541ER EEPROM Memory Layout

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
<td>HW/SW Reserved Area</td>
</tr>
<tr>
<td>3Fh</td>
<td></td>
</tr>
<tr>
<td>40h</td>
<td>ASF and Legacy Manageability</td>
</tr>
<tr>
<td>FFh</td>
<td></td>
</tr>
<tr>
<td>100h</td>
<td>Manageability Packet Filter Data</td>
</tr>
<tr>
<td>19F</td>
<td></td>
</tr>
<tr>
<td>1A0...</td>
<td>Loadable Manageability Firmware Code</td>
</tr>
</tbody>
</table>
9.0 Pin Number to Signal Mapping with Population Options

Table 9 lists the pin names for the 82541ER. Note that the pin name in the 82541ER Datasheet/Design Guide is slightly different from the signal name on the reference schematics. The Datasheet/Design Guide signal names maintain consistency with the 64-bit GbE controller naming conventions, while the schematic names follow the conventions used by our engineers on their design tools.
<table>
<thead>
<tr>
<th>Ball Ref</th>
<th>Pin Name</th>
<th>Ball Ref</th>
<th>Pin Name</th>
<th>Ball Ref</th>
<th>Pin Name</th>
<th>Ball Ref</th>
<th>Pin Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>NC</td>
<td>C12</td>
<td>AVSS</td>
<td>F9</td>
<td>VSS</td>
<td>J6</td>
<td>1.2 V</td>
</tr>
<tr>
<td>A2</td>
<td>SERR#</td>
<td>C13</td>
<td>MDI[0+]</td>
<td>F10</td>
<td>VSS</td>
<td>J7</td>
<td>1.2 V</td>
</tr>
<tr>
<td>A3</td>
<td>VCC</td>
<td>C14</td>
<td>MDI[0]</td>
<td>F11</td>
<td>AVSS</td>
<td>J8</td>
<td>1.2 V</td>
</tr>
<tr>
<td>A4</td>
<td>IDSEL</td>
<td>D1</td>
<td>AD[18]</td>
<td>F12</td>
<td>NC</td>
<td>J9</td>
<td>1.2 V</td>
</tr>
<tr>
<td>A7</td>
<td>VCC</td>
<td>D4</td>
<td>VSS</td>
<td>G1</td>
<td>CLK</td>
<td>J12</td>
<td>AUX_PWR</td>
</tr>
<tr>
<td>A8</td>
<td>AD[30]</td>
<td>D5</td>
<td>VSS</td>
<td>G2</td>
<td>VIO</td>
<td>J13</td>
<td>XTAL_1.8 V</td>
</tr>
<tr>
<td>A9</td>
<td>LAN_PWR_GOOD</td>
<td>D6</td>
<td>VSS</td>
<td>G3</td>
<td>TRDY#</td>
<td>J14</td>
<td>XTAL2</td>
</tr>
<tr>
<td>A10</td>
<td>Pull up to VCC</td>
<td>D7</td>
<td>VSS</td>
<td>G4</td>
<td>PLL_1.2 V</td>
<td>K1</td>
<td>AD[16]</td>
</tr>
<tr>
<td>A11</td>
<td>VCC</td>
<td>D8</td>
<td>VSS</td>
<td>G5</td>
<td>1.2 V</td>
<td>K2</td>
<td>VSS</td>
</tr>
<tr>
<td>A12</td>
<td>LINK_LED#</td>
<td>D9</td>
<td>NC</td>
<td>G6</td>
<td>1.2 V</td>
<td>K3</td>
<td>VCC</td>
</tr>
<tr>
<td>A13</td>
<td>TEST</td>
<td>D10</td>
<td>NC</td>
<td>G7</td>
<td>VSS</td>
<td>K4</td>
<td>VCC</td>
</tr>
<tr>
<td>A14</td>
<td>NC</td>
<td>D11</td>
<td>ANALOG_1.8 V</td>
<td>G8</td>
<td>VSS</td>
<td>K5</td>
<td>1.2 V</td>
</tr>
<tr>
<td>B1</td>
<td>AD[22]</td>
<td>D12</td>
<td>CLKR_1.8 V</td>
<td>G9</td>
<td>VSS</td>
<td>K6</td>
<td>1.2 V</td>
</tr>
<tr>
<td>B2</td>
<td>AD[23]</td>
<td>D13</td>
<td>AVSS</td>
<td>G10</td>
<td>VSS</td>
<td>K7</td>
<td>1.2 V</td>
</tr>
<tr>
<td>B3</td>
<td>VSS</td>
<td>D14</td>
<td>IEEE_TEST-</td>
<td>G11</td>
<td>AVSS</td>
<td>K8</td>
<td>1.2 V</td>
</tr>
<tr>
<td>B4</td>
<td>AD[24]</td>
<td>E1</td>
<td>VCC</td>
<td>G12</td>
<td>ANALOG_1.8 V</td>
<td>K9</td>
<td>1.2 V</td>
</tr>
<tr>
<td>B5</td>
<td>AD[26]</td>
<td>E2</td>
<td>VSS</td>
<td>G13</td>
<td>ANALOG_1.2 V</td>
<td>K10</td>
<td>1.2 V</td>
</tr>
<tr>
<td>B6</td>
<td>AD[27]</td>
<td>E3</td>
<td>AD[17]</td>
<td>G14</td>
<td>AVSS</td>
<td>K11</td>
<td>1.2 V</td>
</tr>
<tr>
<td>B7</td>
<td>VSS</td>
<td>E4</td>
<td>VSS</td>
<td>H1</td>
<td>STOP#</td>
<td>K12</td>
<td>AVSS</td>
</tr>
<tr>
<td>B8</td>
<td>AD[31]</td>
<td>E5</td>
<td>VSS</td>
<td>H2</td>
<td>INTA#</td>
<td>K13</td>
<td>VCC</td>
</tr>
<tr>
<td>B9</td>
<td>RST#</td>
<td>E6</td>
<td>VSS</td>
<td>H3</td>
<td>DEVSEL#</td>
<td>K14</td>
<td>XTAL1</td>
</tr>
<tr>
<td>B10</td>
<td>Pull up to VCC</td>
<td>E7</td>
<td>VSS</td>
<td>H4</td>
<td>PLL_1.2 V</td>
<td>L1</td>
<td>AD[14]</td>
</tr>
<tr>
<td>B11</td>
<td>LINK100#</td>
<td>E8</td>
<td>VSS</td>
<td>H5</td>
<td>1.2 V</td>
<td>L2</td>
<td>AD[15]</td>
</tr>
<tr>
<td>B12</td>
<td>LINK1000#</td>
<td>E9</td>
<td>VSS</td>
<td>H6</td>
<td>1.2 V</td>
<td>L3</td>
<td>C/BE[#1]</td>
</tr>
<tr>
<td>B13</td>
<td>CTRL18</td>
<td>E10</td>
<td>VSS</td>
<td>H7</td>
<td>1.2 V</td>
<td>L4</td>
<td>1.2 V</td>
</tr>
<tr>
<td>B14</td>
<td>IEEE_TEST+</td>
<td>E11</td>
<td>ANALOG_1.2V</td>
<td>H8</td>
<td>1.2 V</td>
<td>L5</td>
<td>1.2 V</td>
</tr>
<tr>
<td>C1</td>
<td>AD[21]</td>
<td>E12</td>
<td>ANALOG_1.2 V</td>
<td>H9</td>
<td>VSS</td>
<td>L6</td>
<td>VSS</td>
</tr>
<tr>
<td>C3</td>
<td>REQ#</td>
<td>E14</td>
<td>MDI[1]-</td>
<td>H11</td>
<td>ANALOG_1.2V</td>
<td>L8</td>
<td>NC</td>
</tr>
<tr>
<td>C4</td>
<td>C/BE[#3]</td>
<td>F1</td>
<td>IRDY#</td>
<td>H12</td>
<td>NC</td>
<td>L9</td>
<td>1.2 V</td>
</tr>
<tr>
<td>C5</td>
<td>NC</td>
<td>F2</td>
<td>FRAME#</td>
<td>H13</td>
<td>MDI[3]+</td>
<td>L10</td>
<td>1.2 V</td>
</tr>
<tr>
<td>C7</td>
<td>AD[29]</td>
<td>F4</td>
<td>VSS</td>
<td>J1</td>
<td>PAR</td>
<td>L12</td>
<td>JTAG_TMS</td>
</tr>
<tr>
<td>C8</td>
<td>NC</td>
<td>F5</td>
<td>VSS</td>
<td>J2</td>
<td>PERR#</td>
<td>L13</td>
<td>JTAG_TRST#</td>
</tr>
<tr>
<td>C9</td>
<td>Pull up to VCC</td>
<td>F6</td>
<td>VSS</td>
<td>J3</td>
<td>GNT#</td>
<td>L14</td>
<td>JTAG_TCK</td>
</tr>
<tr>
<td>C10</td>
<td>VSS</td>
<td>F7</td>
<td>VSS</td>
<td>J4</td>
<td>EEMODE</td>
<td>M1</td>
<td>AD[11]</td>
</tr>
<tr>
<td>C11</td>
<td>ACTIVITY#</td>
<td>F8</td>
<td>VSS</td>
<td>J5</td>
<td>1.2 V</td>
<td>M2</td>
<td>AD[12]</td>
</tr>
</tbody>
</table>
10.0 Schematic and Board Layout Checklists

A Portable Data Format (PDF) schematic and board layout checklist is available to aid designers via http://developer.intel.com.

11.0 Reference Schematics

The following pages contain reference schematics for the 82541ER GbE controller.

### Table 9. 82541ER Ball Number to Signal Mapping (Sheet 2 of 2)

<table>
<thead>
<tr>
<th>Ball Ref</th>
<th>Pin Name</th>
<th>Ball Ref</th>
<th>Pin Name</th>
<th>Ball Ref</th>
<th>Pin Name</th>
<th>Ball Ref</th>
<th>Pin Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>M4</td>
<td>C/BE#[0]</td>
<td>M14</td>
<td>JTAG_TDO</td>
<td>N10</td>
<td>EEDO</td>
<td>P6</td>
<td>AD[2]</td>
</tr>
<tr>
<td>M5</td>
<td>AD[5]</td>
<td>N1</td>
<td>VSS</td>
<td>N11</td>
<td>NC</td>
<td>P7</td>
<td>EECS</td>
</tr>
<tr>
<td>M6</td>
<td>VSS</td>
<td>N2</td>
<td>AD[10]</td>
<td>N12</td>
<td>VSS</td>
<td>P8</td>
<td>VSS</td>
</tr>
<tr>
<td>M8</td>
<td>NC</td>
<td>N4</td>
<td>AD[7]</td>
<td>N14</td>
<td>SDP[0]</td>
<td>P10</td>
<td>EEDI</td>
</tr>
<tr>
<td>M9</td>
<td>FLSH_CE#</td>
<td>N5</td>
<td>AD[4]</td>
<td>P1</td>
<td>NC</td>
<td>P11</td>
<td>CTRL12</td>
</tr>
<tr>
<td>M10</td>
<td>EESK</td>
<td>N6</td>
<td>VCC</td>
<td>P2</td>
<td>VCC</td>
<td>P12</td>
<td>VCC</td>
</tr>
<tr>
<td>M11</td>
<td>FLSH_SI</td>
<td>N7</td>
<td>AD[0]</td>
<td>P3</td>
<td>AD[8]</td>
<td>P13</td>
<td>SDP[1]</td>
</tr>
</tbody>
</table>
82541ER

Reference Design

15mm x 15mm BGA
1mm pitch

Page 2: Block Diagram
Page 3: Symbol
Page 4: PHY Interface
Page 5: Alternate Copper AFE
Page 6: Power Regulation, LEDs, and Crystal
Page 7: External Voltage Regulator
Page 8: LAN Disable
Cap must be rated @ 2 kV
1.8V power required when using 82541ER Controller

CTRL12
CTRL18

1.2V
1.8V

2.5V & 1.5V POWER REGULATION
LED & CRYSTAL CIRCUITS

PNP Circuit

CTRL 12
CTRL 18

Circuit consists of 12V and 1.8V power pads connected in parallel.
Appendix A Measuring LAN Reference Frequency Using a Frequency Counter

A.1 Background

To comply with IEEE specifications for 10/100/1000Base-T Ethernet LAN, the transmitter reference frequency must be correct and accurate within ±50 parts per million (ppm).

Note: Intel recommends a frequency tolerance of ±30 (ppm).

Most Intel LAN devices will operate properly with a 25.000 MHz reference crystal, provided it meets the recommended requirements for frequency stability, equivalent series resistance at resonance (ESR), and load capacitance.

Most circuits for series resonant crystals include two discrete capacitors (typically C1 and C2), with values between 5 pF and 36 pF.

The most accurate way to determine the appropriate value for the discrete capacitors is to install the approximately correct values for C1 and C2. Next, a frequency counter should be used to measure the transmitter reference frequency (or transmitter reference clock).

- If the transmitter reference frequency is more than 20 ppm below the target frequency, then the values for C1 and C2 are too big and should be decreased.
- If the transmitter reference frequency is more than 20 ppm above the target frequency, then the values for C1 and C2 are too small and should be increased.

This Appendix provides instructions and illustrations that explain how to use a frequency counter and probe to determine the Ethernet LAN device transmit center frequency. An example describing how to calculate the frequency accuracy of the measured and averaged center frequency with respect to the target center frequency is also included.

A.2 Required Test Equipment

- Tektronix CMC-251, or similar high resolution, digital counter
- Tektronix P6246, or similar high bandwidth, low capacitance (less than 1 pF) probe
- Tektronix 1103, or similar probe power supply or probe amplifier
- BNC, 50 Ω coaxial cable (less than 6 feet long)
- System with power supply and test software for the LAN circuit to be tested

A.3 Indirect Probing Method

Almost all Intel LAN silicon that support 1000BASE-T Ethernet can provide a buffered 125 MHz clock, which can be used for indirect probing of the transmitter reference clock. The buffered 125 MHz clock will be a 5X multiple of the crystal circuit’s reference frequency (Figure 7).

Different LAN devices may require different register settings, to enable the buffered 125 MHz reference frequency. Please obtain the settings or instructions that are appropriate for the GbE controller you are using.
A.4 Indirect Frequency Measurement and Frequency Accuracy Calculation Steps

1. Make sure the system BIOS has the GbE controller enabled.
2. Connect the test equipment as shown in Figure 7.
3. Using the appropriate controls for your model of high resolution digital counter, make sure it can display ~125.000 MHz with at least four decimal places frequency resolution.
4. Enable the 125 MHz buffered reference clock.
5. Determine the center reference frequency as accurately as possible. This can be done by taking 30 to 50 different readings using the frequency counter and then calculating the average results of the readings.
6. Calculate the accuracy of the measured and averaged center frequency with respect to an ideal 125.000 MHz reference frequency.

\[
\text{Frequency Accuracy (ppm)} = \frac{(x - y)}{y/1000000}
\]

where \( x \) = Average measured frequency in Hertz and
\( y \) = Ideal reference frequency in Hertz

Example 1.
Given: The measured averaged center frequency is 124.99942 MHz (or 124,999,420 Hertz).
Example 2.

Given: The measured averaged center frequency is 125.00087 MHz (or 125,000,870 Hertz).

\[
\text{Frequency Accuracy (ppm)} = \frac{(124999420 - 125000000)}{(125000000/1000000)} = -4.64\text{ppm}
\]

\[
\text{Frequency Accuracy (ppm)} = \frac{(125000870 - 125000000)}{(125000000/1000000)} = 6.96\text{ppm}
\]

Note:

The following items should be noted for an ideal reference crystal on a typical printed circuit board.

- If the transmitter reference frequency is more than 8 ppm below the target frequency, then the values for C1 and C2 are too big and they should be decreased. When tests are performed across temperature, it may be acceptable for the center frequency deviation to be a little greater than 8 ppm.
- If the transmitter reference frequency is more than 8 ppm above the target frequency, then the values for C1 and C2 are too small and they should be increased. When tests are performed across temperature, it may be acceptable for the center frequency deviation to be a little greater than 8 ppm.
Appendix B GigConf.exe Register Settings for 82541ER Devices

The following steps describe the indirect probing test method using GigConf.exe for 82541ER devices.

1. Boot to DOS using a DOS Boot Diskette.
2. Launch Gigconf from the diskette (gigconf.exe).
3. Select the Intel network connection to be measured.
   a. If multiple adapters are installed, use the arrow keys to navigate to highlight the selected adapter and press Enter.
4. Select Registers by pressing “R”.
5. Select PHY Registers by pressing “P”.
6. Use the arrow keys to navigate to the value listed next to address 0000.
7. Press Enter when the value is highlighted and then use Backspace to clear out the current value.
8. Type “0100” for the value and then press Enter.
9. Navigate to the value listed next to address 0012.
10. Press Enter to select the highlighted value and use Backspace to clear the current value.
11. Type “8000” for the value and then press Enter.
12. Navigate to the Set Address field on the right side of the screen (use the right arrow key).
13. Press Enter to select the highlighted value and then use Backspace to clear out the current value.
14. Type “4011” for the value and then press Enter.
15. This changes the PHY register screen and updates it with new addresses and values.
16. Use the arrow keys to navigate to the value for address 4011.
17. Press Enter when the value is highlighted and then use Backspace to clear the current value.
18. Type “8000” for the value and then press Enter.
19. Use the right arrow key to navigate to the Set Address field on the right side of the screen.
20. Press Enter when the value is highlighted and use Backspace to clear the current value.
21. Enter “2F5B” (capital letters are not required) for the address and then press Enter.
22. Use the arrow keys to navigate to the value for address “2F5B”.
23. Press Enter when the value is highlighted and then use Backspace to clear the current value.
24. Type “0003” for the value and then press Enter.
25. Use the right arrow key to navigate to the Set Address field on the right side of the screen.
26. Press Enter when the value is highlighted and then use Backspace to clear the current value.
Note: This page intentionally left blank.