


Cyclone V SoC Development & Education Board (DE0-Nano-SoC-HDMI)

PAGE	CONTENT
01	Cover Page
02	Block Diagram
03	FPGA IO Bank3, 4, 5 and 8
04	FPGA IO Bank 6 (HPS DDR3)
05	FPGA IO Bank 7 (HPS Peripheral Device)
06	FPGA Clock In/Out and Clock Generator
07	FPGA Configuration and EPCS device
08	FPGA Power
09	FPGA Decoupling
10	USB Blaster II
11	JTAG Chain
12	HPS Peripheral : DDR3 SDRAM
13	HPS Peripheral : UART to USB and SD Card Socket
14	HPS Peripheral : USB OTG
15	HPS Peripheral : Gigabit Ethernet
16	HPS Peripheral : Accelerometer & LTC Expansion Header
17	HPS Peripheral : Reset Circuit, Button and LED
18	FPGA : ADC1 (LTC2308) for 8-channel Analog Expansion Header and Arduino Analog input
19	FPGA : GPIO, Analog and Arduino UNO Expansion Header
20	FPGA : Button, Switch and LED
21	FPGA : HDMI TX
22	Power - 1.1V, 5V
23	Power - 2.5V, 3.3V
24	Power - 1.2V, 1.5V, 1.8V, 9V



Copyright (c) 2016 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title DE0-Nano-SoC-HDMI Board	
Size B	Document Number Block Diagram
Date: Friday, April 29, 2016	Rev B0
Sheet 2 of 24	Page 1

U1I CYCLONE V SoC BANK 3

Bank 3A
VCCIO = 3.3V

GPIO 0 D32	Y11	IO_3A/PR_ERROR/DIFFIO_RX_B7P
GPIO 0 D35	AA11	IO_3A/PR_DONE/DIFFIO_RX_B7N
GPIO 0 D10	AD5	IO_3A/DIFFIO_TX_B8P/DQ1B
GPIO 0 D13	AE6	IO_3A/PR_READY/DIFFIO_TX_B8N/DQ1B

Bank 3B
VCCIO = 3.3V

HDMI_TX_D16	AE4	IO_3B/DIFFIO_TX_B9P/B_WEN/DQ2B	IO_3B/DIFFIO_TX_B17P/B_BA_0/DQ3B
GPIO 0 D8	AF4	IO_3B/DIFFIO_TX_B9N/GND	IO_3B/DIFFIO_TX_B17N/GND
HDMI_TX_D5	AD10	IO_3B/DIFFIO_RX_B10P/B_A_14/DQ2B	IO_3B/DIFFIO_RX_B18P/B_BA_1/DQ3B
HDMI_TX_D10	AE9	IO_3B/DIFFIO_RX_B10N/B_A_15/DQ2B	IO_3B/DIFFIO_RX_B18N/B_BA_2/DQ3B
HDMI_LRCLK	T11	IO_3B/DIFFIO_RX_B11P/B_CSN_0/DQS2B	IO_3B/DIFFIO_RX_B19P/B_CK/DQS3B
HDMI_MCLK	U11	IO_3B/DIFFIO_RX_B11N/B_CSN_1/DQS2B	IO_3B/DIFFIO_RX_B19N/B_CKN/DQS3B
HDMI_TX_D12	AE7	IO_3B/DIFFIO_TX_B12P/B_A_12	IO_3B/DIFFIO_TX_B20P/B_A_6
HDMI_TX_D14	AF8	IO_3B/DIFFIO_TX_B12N/B_A_13/DQ2B	IO_3B/DIFFIO_TX_B20N/B_A_7/DQ3B
HDMI_TX_D23	AE8	IO_3B/DIFFIO_TX_B13P/B_A_10/DQ2B	
HDMI_TX_D22	AF9	IO_3B/DIFFIO_TX_B13N/B_A_11/DQ2B	
HDMI_TX_D4	AD11	IO_3B/DIFFIO_RX_B14P/B_A_8/DQ2B	IO_3B/DIFFIO_RX_B22P/B_A_4/DQ3B
HDMI_TX_D6	AE11	IO_3B/DIFFIO_RX_B14N/B_A_9/DQ2B	IO_3B/DIFFIO_RX_B22N/B_A_5/DQ3B

HDMI_TX_D15	AF5	IO_3B/DIFFIO_TX_B16P/B_CASN/DQ2B	IO_3B/DIFFIO_TX_B24P/B_A_0/DQ3B
HDMI_TX_D13	AF6	IO_3B/DIFFIO_TX_B16N/B_RASN/DQ2B	IO_3B/DIFFIO_TX_B24N/B_A_1/DQ3B

5CSXFC6C6U23C6N

U1K CYCLONE V SoC BANK 5

Bank 5A
VCCIO = 3.3V

LED4	AF26	IO_5A/RZQ_1/DIFFIO_TX_R1P/DQ1R
LED5	AE26	IO_5A/PR_REQUEST/DIFFIO_TX_R1N/DQ1R
GPIO 1 D3	AD26	IO_5A/CVP_CONFDONE/DIFFIO_TX_R3N/DQ1R
GPIO 0 D29	Y17	IO_5A/DIFFIO_RX_R4P/DQ1R
GPIO 0 D28	Y18	IO_5A/DIFFIO_RX_R4N/DQ1R

IO_5A/DIFFIO_RX_R6P/DQS1R	Y16	LED6
IO_5A/DIFFIO_RX_R6N/DQS1R	W15	LED0
IO_5A/DIFFIO_TX_R7P/DQ1R	AA24	LED1
IO_5A/DIFFIO_TX_R7N	AA23	LED7
IO_5A/DIFFIO_RX_R8P/DQ1R	V16	LED2
IO_5A/DIFFIO_RX_R8N/DQ1R	V15	LED3

Bank 5B
VCCIO = 3.3V

GPIO 0 D30	AB25	IO_5B/RZQ_2/DIFFIO_TX_R24N
------------	------	----------------------------

5CSXFC6C6U23C6N

U1J CYCLONE V SoC BANK 4

Bank 4A
VCCIO = 3.3V

Arduino_Reset_n	AH7	IO_4A/RZQ_0/DIFFIO_TX_B25N
Arduino_IO6	AG8	IO_4A/DIFFIO_TX_B25P/B_DQ_2/DQ4B

Arduino_IO0	AG13	IO_4A/DIFFIO_RX_B26P/B_DQ_1/DQ4B	IO_4A/DIFFIO_RX_B42P/B_DQ_17/DQ6B	AF18	GPIO 1 D30
Arduino_IO1	AF13	IO_4A/DIFFIO_RX_B26N/B_DQ_0/DQ4B	IO_4A/DIFFIO_RX_B42N/B_DQ_16/DQ6B	AD19	HDMI_TX_DE
Arduino_IO4	U14	IO_4A/DIFFIO_RX_B27P/B_DQS_0/DQS4B	IO_4A/DIFFIO_RX_B43P/B_DQS_2/DQS6B	AA19	GPIO 0 D24
Arduino_IO5	U13	IO_4A/DIFFIO_RX_B27N/B_DQS_0/DQS4B	IO_4A/DIFFIO_RX_B43N/B_DQS_2/DQS6B	AA18	GPIO 0 D26
Arduino_IO3	AG9	IO_4A/DIFFIO_TX_B28P/B_ODT_0	IO_4A/DIFFIO_TX_B44P/B_RESETN	AG18	GPIO 1 D28
Arduino_IO7	AH8	IO_4A/DIFFIO_TX_B28N/B_DQ_3/DQ4B	IO_4A/DIFFIO_TX_B44N/B_DQ_19/DQ6B	AH18	GPIO 1 D29
Arduino_IO2	AG10	IO_4A/DIFFIO_TX_B29P/B_ODT_1/DQ4B	IO_4A/DIFFIO_TX_B45P/B_DQ_22/DQ6B	AG19	GPIO 1 D26
Arduino_IO14	AH9	IO_4A/DIFFIO_TX_B29N/B_ODT_1/DQ4B	IO_4A/DIFFIO_TX_B45N/GND/DQ6B	AH19	GPIO 1 D27
Arduino_IO10	AF15	IO_4A/DIFFIO_RX_B30P/B_DQ_5/DQ4B	IO_4A/DIFFIO_RX_B46P/B_DQ_21/DQ6B	AE20	GPIO 1 D33
Arduino_IO9	AE15	IO_4A/DIFFIO_RX_B30N/B_DQ_4/DQ4B	IO_4A/DIFFIO_RX_B46N/B_DQ_20/DQ6B	AD20	GPIO 0 D17

Arduino_IO15	AG11	IO_4A/DIFFIO_TX_B32P/B_DM_0/DQ4B	IO_4A/DIFFIO_TX_B48P/B_DM_2/DQ6B	AF20	GPIO 1 D31
Arduino_IO12	AH11	IO_4A/DIFFIO_TX_B32N/B_DQ_7/DQ4B	IO_4A/DIFFIO_TX_B48N/B_DM_23/DQ6B	AG20	GPIO 1 D24

Arduino_IO13	AH12	IO_4A/DIFFIO_TX_B33P/B_DQ_10/DQ5B	IO_4A/DIFFIO_TX_B49P/B_DQ_26/DQ7B	AG21	GPIO 1 D19
--------------	------	-----------------------------------	-----------------------------------	------	------------

Arduino_IO8	AF17	IO_4A/DIFFIO_RX_B34P/B_DQ_9/DQ5B	IO_4A/DIFFIO_RX_B50P/B_DQ_25/DQ7B	AF22	GPIO 1 D22
Arduino_IO11	AG16	IO_4A/DIFFIO_RX_B34N/B_DQ_8/DQ5B	IO_4A/DIFFIO_RX_B50N/B_DQ_24/DQ7B	AF21	GPIO 1 D25
GPIO 0 D27	W14	IO_4A/DIFFIO_RX_B35P/B_DQS_1/DQS5B	IO_4A/DIFFIO_RX_B51P/B_DQS_3/DQS7B	AD23	GPIO 0 D14
HDMI_TX_VS	V13	IO_4A/DIFFIO_RX_B35N/B_DQS_1/DQS5B	IO_4A/DIFFIO_RX_B51N/B_DQS_3/DQS7B	AE22	GPIO 1 D23
GPIO 0 D11	AG14	IO_4A/DIFFIO_TX_B36P/B_CKE_1	IO_4A/DIFFIO_TX_B52N/B_DQ_27/DQ7B	AH21	GPIO 1 D18
GPIO 0 D5	AH13	IO_4A/DIFFIO_TX_B36N/B_DQ_11/DQ5B	IO_4A/DIFFIO_TX_B52N/B_DQ_27/DQ7B	AG23	GPIO 1 D20
GPIO 1 D32	AG15	IO_4A/DIFFIO_TX_B37P/B_DQ_14/DQ5B	IO_4A/DIFFIO_TX_B53P/B_DQ_30/DQ7B	AH22	GPIO 1 D17
GPIO 0 D7	AH14	IO_4A/DIFFIO_TX_B37N/B_CKE_0/DQ5B	IO_4A/DIFFIO_TX_B53N/GND/DQ7B	AG23	GPIO 1 D14
GPIO 0 D19	AD17	IO_4A/DIFFIO_RX_B38P/B_DQ_13/DQ5B	IO_4A/DIFFIO_RX_B54P/B_DQ_29/DQ7B	AF23	GPIO 1 D15
GPIO 1 D35	AE17	IO_4A/DIFFIO_RX_B38N/B_DQ_12/DQ5B	IO_4A/DIFFIO_RX_B54N/B_DQ_28/DQ7B		


KEY0	AH17	IO_4A/DIFFIO_TX_B40P/B_DM_1/DQ5B	IO_4A/DIFFIO_TX_B56P/B_DM_3/DQ7B	AG24	GPIO 1 D16
KEY1	AH16	IO_4A/DIFFIO_TX_B40N/B_DQ_15/DQ5B	IO_4A/DIFFIO_TX_B56N/B_DM_31/DQ7B	AH24	GPIO 1 D12

IO_4A/DIFFIO_TX_B57P/B_DQ_34/DQ8B	AG26	GPIO 1 D8
IO_4A/DIFFIO_RX_B58P/B_DQ_33/DQ8B	AE24	GPIO 0 D15
IO_4A/DIFFIO_RX_B58N/B_DQ_32/DQ8B	AE23	GPIO 0 D12
IO_4A/DIFFIO_RX_B59P/B_DQS_4/DQS8B	AC22	GPIO 0 D21
IO_4A/DIFFIO_RX_B59N/B_DQS_4/DQS8B	AC23	GPIO 0 D20


IO_4A/DIFFIO_TX_B60N/B_DQ_35/DQ8B	AH26	GPIO 1 D11
IO_4A/DIFFIO_TX_B61P/B_DQ_38/DQ8B	AG28	GPIO 1 D4
IO_4A/DIFFIO_TX_B61N/GND/DQ8B	AH27	GPIO 1 D9
IO_4A/DIFFIO_RX_B62P/B_DQ_37/DQ8B	AF25	GPIO 1 D13
IO_4A/DIFFIO_RX_B62N/B_DQ_36/DQ8B	AG25	GPIO 1 D10

IO_4A/DIFFIO_TX_B64P/B_DM_4/DQ8B	AF27	GPIO 1 D7
IO_4A/DIFFIO_TX_B64N/B_DQ_39/DQ8B	AF28	GPIO 1 D5

5CSXFC6C6U23C6N




DDR3 Interface (HPS)



U1L

CYCLONE V SoC BANK 6 (HPS)



Bank 6A
VCCIO = 1.5V




Bank 6B
VCCIO = 1.5V




5CSXFC6C6U23C6N




UBS PHY Interface (ULPI)




Ethernet PHY Interface (RGMII)




SD Card Interface




UART Interface




HPS Reset



HPS Clock




HPS JTAG INTERFACE






Accelerometer Interface



LTC Interface








HPS Key and LED




U1M

CYCLONE V SoC BANK 7 (HPS)



5CSXFC6C6U23C6N

Default Setting: BOOTSEL[2:0]=101 (Boot from SD CARD)
 CLKSEL[1:0] =00




terasic Copyright (c) 2016 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DE0-Nano-Soc-HDMI Board**




Size: B Document Number: FPGA Bank 7 Rev: B0

Date: Monday, March 21, 2016 Sheet: 5 of 24


GPIO



User Interface (FPGA)



Clock Generator




Factory Default Configuration:

- 50MHz x2
- 25MHz x3
- 24MHz x2

CAD Note: Place near pin 3 and 5 (C3 & C322)

CAD Note: Place near IC power pin



- 17 R47 18.2 CLK_UB2_24 **Default: 24MHz**
- 15 R48 18.2 CLK_ENET_25 **Default: 25MHz**
- 14 R49 18.2 CLK_USB_24 **Default: 24MHz**
- 7 R54 18.2 HPS_CLK1_25 **Default: 25MHz**
- 8 R55 18.2 HPS_CLK2_25 **Default: 25MHz**
- 12 R56 18.2 FPGA_CLK1_50 **Default: 50MHz**
- 11 R57 18.2 FPGA_CLK2_50 **Default: 50MHz**

Default : I2C Address 0xDA/0xDB


terasic Copyright (c) 2016 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title
DE0-Nano-Soc-HDMI Board

Size B	Document Number FPGA Clock and Clock Generator	Rev B0
------------------	--	------------------

Date: Thursday, April 28, 2016 **Sheet** 6 of 24


FPGA JTAG INTERFACE




USB Blaster





GPIO




ADC




I2C Interface




FPGA_TCK	AB5
FPGA_TMS	AC7
FPGA_TDI	W10
FPGA_TDO	Y9
EPCQ_DCLK	AA8
EPCQ_AS_DATA0	AD7
EPCQ_AS_DATA1	AC6
EPCQ_AS_DATA2	AC5
EPCQ_AS_DATA3	AB6
EPCQ_nCSO	AA6
HDMI_I2C_D9	Y4
HDMI_TX_D3	Y8
HDMI_TX_D7	Y5
HDMI_TX_D2	W8
HDMI_TX_D11	AB4
HDMI_TX_HS	T8
HDMI_I2C_SDA	AA4
ADC_CONVST	U9
ADC_SDO	AD4
ADC_SCK	V10
ADC_SDI	AC4
HDMI_I2C_SCL	U10




AA20	GPIO_1_D21
AC24	GPIO_1_D1
AB23	GPIO_0_D23
Y19	GPIO_0_D22
AE25	GPIO_1_D6
J8	FPGA_CONF_DONE
H8	FPGA_NSTATUS
F7	FPGA_NCONFIG
E6	
U10	MSEL0
H9	MSEL1
G6	MSEL2
K10	MSEL3
K9	MSEL4




5CSXF6C6U23C6N




Default Setup MSEL[4:0] = 10010, AS Fast Mode



Title		DE0-Nano-Soc-HDMI Board	
Size	B	Document Number	FPGA Configuration and EPCS
Date:	Wednesday, March 23, 2016	Sheet	7 of 24
Rev	B0		














 Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title
 DE0-Nano-Soc-HDMI Board















Size B	Document Number FPGA Power	Rev B0
------------------	--------------------------------------	------------------

Date: Tuesday, March 22, 2016 **Sheet** 8 of 24






Design Note:
Please assign USB_DISABLE_n to Weakly pull-up
USB_DISABLE_n Not use.




USB Blaster





FPGA JTAG INTERFACE




HPS JTAG INTERFACE



JTAG Chain






DDR3 Interface (HPS)







Note :
you can only swap the DQ signals within x8 group (e.g. 0-7,8-15,16-23,24-31) on the DDR3 chips

Note : you can swap the signals on the OCT resistor array (include NC pin)



CAD Note:
Place close to DDR3 chip



terasic

Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.


DE0-Nano-Soc-HDMI Board

Size B Document Number HPS : DDR3 SDRAM Rev B0

Date: Wednesday, March 23, 2016 Sheet 12 of 24


UART Interface

- HPS_UART_RX
- HPS_UART_TX
- HPS_CONV_USB_N
- HPS_UART_RESET_N




SD Card Interface

- HPS_SD_DATA[3..0]
- HPS_SD_CMD
- HPS_SD_CLK




terasic Copyright (c) 2016 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title DE0-Nano-Soc-HDMI Board		
Size B	Document Number HPS : UART to USB & SD CARD	Rev B0
Date: Wednesday, March 23, 2016	Sheet 13	of 24














UBS PHY Interface (ULPI)

- 5 << HPS_USB_DATA[7..0]
- 5 << HPS_USB_CLKOUT
- 5 << HPS_USB_NXT
- 5 << HPS_USB_DIR
- 5 << HPS_USB_STP
- 6 << CLK_USB_24
- 5,10 << HPS_USB_RESET
- 17 << HPS_USB_RESET_N



Ethernet PHY Interface (RGMII)




terasic Copyright (c) 2015 by Terasic Inc., Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title DE0-Nano-Soc-HDMI Board
Size B Document Number HPS : Gagabit Ethernet Rev B0
Date: Tuesday, March 22, 2016 Sheet 15 of 24

Digital Accelerometer

Accelerometer Interface

- 5 HPS_I2C0_SDAT
- 5 HPS_I2C0_SCLK
- 5 HPS_GSENSOR_INT




Default : I2C Address 0xA6/0xA7

LTC Interface

- 5 HPS_I2C1_SDAT
- 5 HPS_I2C1_SCLK
- 5 HPS_SPIM_MOSI
- 5 HPS_SPIM_MISO
- 5 HPS_SPIM_CLK
- 5 HPS_SPIM_SS
- 5 HPS_LTC_GPIO

LTC 2x7 Connector




Copyright (c) 2016 by Terasic Inc., Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE0-Nano-Soc-HDMI Board	
Size	Document Number
B	HPS : Accelerometer, LTC Connector
Date:	Rev
Wednesday, March 23, 2016	B0
Sheet	16 of 24

HPS Cold Reset


- HPS Cold Reset**
- 5,10 <<> HPS_RESET_N
 - 5,10,15,17 <<> HPS_ENET_RESET_N
 - 13 <<> HPS_UART_RESET_N
 - 14 <<> HPS_USB_RESET_N

 - 5,10,14 <<> HPS_USB_RESET
 - 5,10,15,17 <<> HPS_ENET_RESET_N
 - 10 <<> COLD_RESET_N
 - 10 <<> KEY_COLD_RESET_N
 - 10 <<> KEY_WARM_RESET_N



HPS Warm Reset


- HPS Warm Reset**
- 5,10 <<> HPS_WARM_RST_N



HPS Key and LED

- 5 <<> HPS_KEY
- 5 <<> HPS_LED


HPS User Button




HPS User LED




ADC



Analog input interface




 Copyright (c) 2016 by Terasic Inc., Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.			
Title DE0-Nano-Soc-HDMI Board			
Size B	Document Number FPGA : ADC1 - LTC2308 for ADC Header Analog input	Rev B0	
Date:	Wednesday, March 23, 2016	Sheet	18 of 24

GPIO




Arduino Digital Interface




Analog input interface




GPIO 0 Header








GPIO 1 Header



ADC Header




Arduino UNO Rev3






KEY




SWITCH



LED




HDMI TX





From MAX



I2C Interface






HDMI Audio Interface






Default :
I2C Address 0x72/0x73

HDMI TX



PCB
MPB-3266-B0



		Copyright (c) 2015 by Terasic Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title DE0-Nano-Soc-HDMI Board		
Size B	Document Number Power - 1.1V, 5V	Rev B0
Date:	Thursday, March 31, 2016	Sheet 22 of 24

