

Arria 10 Triple Speed Ethernet and Native PHY with IEEE 1588v2 Design Example User Guide

Date: May 2017

Revision: 1.0

©2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

Table of Contents

Introduction	3
System Architecture	3
Design Components	5
Triple-Speed Ethernet IP	5
Transceiver Native PHY IP	5
Traffic Controller	5
Ethernet Packet Generator	5
Ethernet Packet Monitor	5
JTAG to Avalon Master Bridge	6
Reset Controller	6
I2C Controller	6
PLL	6
System Register Map	7
Generator Register Map	7
Monitor Register Map	8
Interface Signals	9
Clock and Reset Signals	9
Using the Design Example	10
Hardware Requirements	10
Software Requirements	10
Setting up the Arria 10® GX SI Development Kit	10
Hardware Test on the Design Example	11
Simulation Test on the Design Example	14
Document Revision History	16

Introduction

This design example demonstrates the functionalities of the Intel® Arria 10 Triple-Speed Ethernet (TSE) and Intel® Arria 10 Transceiver Native PHY IP cores on Intel® Arria 10 SI development board.

This reference design offers the following features:

- Multi-channel design operating at 10/100/1000 Mbps.
- Scalable up to 10 Ethernet channels.
- Packet statistics for traffic generator, monitor, MAC transmitter (TX) and MAC receiver (RX).
- Throughput for the traffic received by the traffic monitor.
- Reporting of the MAC TX and RX statistics counters.
- System Console user interface. This TCL-based user interface allows you to dynamically configure and monitor any registers in the reference design.

System Architecture

Figure 1 shows the block diagrams on clocking and reset scheme for the design example.




Figure 1: Block Diagram of Design Example

Design Components

Triple-Speed Ethernet IP

The Triple-Speed Ethernet IP core (TSE) consist of 10/100/1000-Mbps Ethernet MAC, 1000BASE-X/SGMII PCS and embedded PMA (GXB mode). GXB is enabled in this design with PMA implemented with serial transceiver (Native PHY IP) in Intel FPGA support 1.25Gbps serial interface. IEEE 1588v2 feature is enabled.

Transceiver Native PHY IP

The transceiver PHY used in this design is at basic (standard PCS) mode. The data rate of PHY is 1.25Gbps. For both PCS and PMA width are set as 10. PCFIFO configured as register mode, Byte SERDES and RMFIFO are disabled. 8B/10B Encoder and Decoder are both disabled in this PHY configuration.

Traffic Controller

The traffic controller consists of traffic generator and traffic monitor. The traffic generator injects client packet bursts into MAC TX and traffic monitor received packet bursts from MAC RX. This traffic controller connects to the Avalon single-clock FIFO in Ethernet subsystem through Avalon-ST interface.

Ethernet Packet Generator

This module consists of Avalon-MM registers, Ethernet packet generation block, CRC generator and shift register.

Ethernet Packet Monitor

This module will verify the payload of received packets and collect the statistic counter information. It consists of CRC checker and Avalon-MM registers.

JTAG to Avalon Master Bridge

This IP core provides a connection between the System Console and Qsys system through the physical interfaces. The System Console can initiate Avalon Memory-Mapped (Avalon-MM) transactions by sending encoded streams of bytes through the bridge's physical interfaces.

Reset Controller

This module is used to synchronize and generate signals as per design requirements.

12C Controller

Monitor and control the SFP module.

PLL

Generated clock sources for the design.

System Register Map

Generator Register Map

yte Offset	Name	Description	Access	Reset Value
0x00	NUMPKTS	The total number of Ethernet packets that the traffic generator generates and transmits to the design components.	RW	0x0
0x04	RANDONLENGTH	Enables random packet length up to the value of the PKTLENGTH register. Ox00: Fixed length. Ox01: Random length.	RW	0x0
0x08	RANDOMPAYLOAD	Enables random contents of the payload. • 0x00: Incremental. • 0x01: Random.	RW	0x0
0x0C	START	Start the generation of the Ethernet traffic by writing 0x01 to this register.	RW	0x0
0x10	STOP	Stops the generation of the Ethernet traffic by writing 0x01 to this register.	RW	0x0
0x14	MACSAO	The lower 32 bits of the source address.	RW	0x0
0x18	MACSA1	The upper 16 bits of the source address. The remaining 16 bits are not used.	RW	0x0
0x1C	MACDAO	The lower 32 bits of the destination address.	RW	0x0
0x20	MACDA1	The upper 16 bits of the source address. The remaining 16 bits are not used.	RW	0x0
0x24	TXPETCNT The number of packets that the traffic generator transmitted. Read this register when the traffic generator is not active, for example, when the testing has completed.		RO	0x0

Byte Offset	Name	Description	Access	Reset Value
0x34	PKTLENGTH	When random-sized packets are enabled, this register specifies the maximum payload length. Otherwise, it specifies the length of the packet to be generated.	RW	0x0

Table 1: Generator Register Map

Monitor Register Map

Byte Offset	Name	Description	Access	Reset Value
0x00	RXPETCHT_EXPT	The number of packets that the traffic monitor expects to receive.	RW	0xffffffff
0x04	RXPKTCNT_GOOD	The number of good packets received by the traffic monitor.	RO	0x0
0x08	RXPKTCNT_BAD	The number of packets received with CRC error.	RO	0x0
0x0C	RXBYTECNT_L032	The lower 32 bits of the counter that keeps track of the total number of bytes the traffic monitor received.	RO	0x0
0x10	RXBYTECNT_HI32	The upper 32 bits of the counter that keeps track of the total number of bytes the traffic monitor received.	RO	0x0
0x14	PXCYCLCNT_L032	The lower 32-bit of the counter that keeps track of the total number of clock cycles required by the traffic monitor to receive the expected number of packets.		0x0
0x18	RXCYCLCNT_HI32	The upper 32-bit of the counter that keeps track of the total number of clock cycles required by the traffic monitor to receive the expected number of packets.	RO	0x0
0x1C	RXCTRL_STATUS	Monitors the configuration and status register. Bit [0]: Set to 1 to initialize all of the traffic monitor counters. Bit [1]: Reserved. Bit [2]: When set to 1, indicates that the traffic monitor has received the total number of expected packets. This bit is a read-only bit. Bits [31:3]: Reserved.	RW	0x0

Table 2: Monitor Register Map

Interface Signals

This section describes the signals available on the top level for the reference design.

Clock and Reset Signals

Signal	Direction	Width	Description
ref_clk	Input	1	125-MHz reference
			clock
mm_clk	Input	1	50-MHz clock for
			Avalon-MM interface
channel_reset_n[]	Input	NUM_CHANNELS	An asynchronous and
			active-low reset signal
			that resets individual
			Ethernet channels. This
			signal does not reset
			the components shared
			by all channels, such as
			the master TOD, master
			PPS, reconfiguration
			bundle, and fPLLs.
master_reset_n	Input	1	An asynchronous and
			active-low reset signal
			that resets the entire
			design.

Table 3: Clock and reset signals

Using the Design Example

This section describes the required hardware and software setup.

Hardware Requirements

To run this reference design, you need the following hardware available:

- Arria 10[®] GX SI Development Board
- USB-Blaster cable
- SFP+ module with loopback cable
- 2.4mm SMA cables.

Software Requirements

To run this reference design, you also require the following software:

- Quartus II® version 16.1
- Windows or Linux based system console
- USB-Blaster driver
- ModelSim® Simulator

Setting up the Arria 10[®] GX SI Development Kit

Figure 3 shows the Arria 10® GX SI development kit. The development kit has the hard-reset button for the Ethernet subsystem master reset and reset buttons for the channel resets. User Push button labeled as S1 on the board is the master reset. Push button from S2 to S8 will be assigned for each channel resets. (Description on the reset signals may refer to Table 3 above.)



Figure 2: Arria 10[®] GX Transceiver SI Development Kit\

Hardware Test on the Design Example

To perform hardware rest, follow these steps:

- 1. The design used 2 transceiver channels by default. (Pin assignment have been set to two channels, shown as below:
 - PIN_K44 TX channel 0 (p)
 - PIN_K43 TX channel 0 (n)
 - PIN_R42 RX channel 0 (p)
 - PIN_R41 RX channel 0 (n)
 - PIN_J42 TX channel 1 (p)
 - PIN_J41 TX channel 1 (n)
 - PIN P40 RX channel 1 (p)
 - PIN_P39 RX channel 1 (n)

(User required to connect between TX channel 0 to RX channel 0, or TX channel 1 to RX channel 1 through SMA 2.5mm cables for **SMA loopback test.**)

(User required to connect between TX channel 0 to RX channel 1, and RX channel 0 to TX channel 1 through SMA 2.5mm cables for **1588 master to slave pair test.**)

2. Open the Clock Control tool to change the frequency for Y4 to 125 MHz.




Figure 3: Clock Controller GUI

- 3. Download and restore the design example from Design Store.
- 4. Launch the Quartus II software and open the project file (top.qpf).
- 5. Click **Start Compilation** on the Processing menu to compile the design example.
- 6. Configure the FPGA using the generated configuration file (top.sof).

- 7. Reset the Ethernet using the push button S1.
- 8. On Quartus II menu, click on **Tools>System Debugging Tools** and then launch the **System Console**.
- 9. In the System Console command shell, change the directory to "system_console" directory.
- 10. Run the command source main.tcl
- 11. Perform the following tests by running the command in the command shell.

a. To perform 1588 master to slave pair test

- ii. Example Command: TEST 1588 0 1 1G
 - This test exercise the 1588 testing for 2 pair of channels (master and slave).
 - View the log to ensure that the traffic monitor does not receive bad packets. It also provides packet classification and statistics by the MAC TX and RX.
 - Perform step 7 reset using push button after the test is completed.

b. To perform PHY internal serial loopback test

- ii. Example Command: TEST_PHYSERIAL_LOOPBACK 0 1G 10000
 - View the log to ensure that the traffic monitor does not receive bad packets. It also provides packet classification and statistics by the MAC TX and RX.
 - Perform **step 7** reset using push button after the test is completed.

c. To perform SMA loopback test

- ii. Example Command: TEST_SMA_LB 0 1G 10000

- View the log to ensure that the traffic monitor does not receive bad packets. It also provides packet classification and statistics by the MAC TX and RX.
- Perform step 7 reset using push button after the test is completed.

Simulation Test on the Design Example

To run simulation on this reference design, follow these steps:

- 1. Download and restore the design example from Design Store.
- 2. Start the ModelSim® SE 10.4b simulator software.
- 3. Go to the "testbench/Modelsim/testcase<x>" directory. We have two different test cases available in this design.
- 4. testcase1 is for auto negotiation disabled design and testcase2 will simulate with auto negotiation enabled.
- 5. In the TCL Console window, type the following commands:
 - a. Command: do tb run.tcl
- 6. At the end of the simulation, ModelSim simulator will generate statistics of transmitted packets and received packets in the Transcript window.

```
# Channel 1: MAC Statistics
# -----
     aFramesTransmittedOK
     aFramesReceivedOK
     aFrameCheckSequenceErrors
      aAlignmentErrors
      aOctetsTransmittedOK
                                   = 500
     aOctetsReceivedOK
                                   = 500
     aTxPAUSEMACCtrlFrames
                                   = 0
     aRxPAUSEMACCtrlFrames
     ifInErrors
                                   = 0
     ifOutErrors
                                   = 0
     ifInUcastPkts
     ifInMulticastPkts
ifInBroadcastPkts
      ifOutDiscards
ifOutUcastPkts
     ifOutBroadcastPkts
     etherStatsOctets
                              = 0
     etherStatsOctets
                                  = 608
     etherStatsPkts
                                   = 6
     etherStatsUndersizePkts
                                  = 0
     etherStatsOversizePkts
      etherStatsPkts64Octets
      etherStatsPkts65to127Octets
      etherStatsPkts128to2550ctets
      etherStatsPkts256to5110ctet
      etherStatsPkts512to1023Octets
      etherStatsPkts1024to1518Octets = 0
     etherStatsPkts1519OtoXOctets
     etherStatsFragments
                                  = 0
     etherStatsJabbers
                                  = 0
# Simulation PASSED
# ** Note: $finish : tb_testcase_1588.sv(436)
# Time: 77655 ns Iteration: 1 Instance: /tb_top/TESTCASE
```

Figure 4: Simulation Results

Document Revision History

Date	Version	Changes
May 2017	1.0	Initial release