



# Intel® Quartus® Prime Design Software

The Intel® Quartus® Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing the fastest path to convert your concept into reality. The Intel Quartus Prime software also supports many third-party tools for synthesis, static timing analysis, board-level simulation, signal integrity analysis, and formal verification.

INTEL QUARTUS PRIME DESIGN SOFTWARE V18.0			AVAILABILITY		
			PRO EDITION (\$)	STANDARD EDITION (\$)	LITE EDITION (FREE)
Device Support	Stratix® series	IV, V		✓	
		10	✓		
	Arria® series	II			✓ <sup>1</sup>
		II, V		✓	
	Cyclone® series	10	✓	✓	
		10 LP		✓	✓
10 GX		✓ <sup>2</sup>			
Design Flow	MAX® series			✓	✓
	Partial reconfiguration		✓	✓ <sup>3</sup>	
	Rapid Recompile		✓	✓ <sup>4</sup>	
	Block-based design		✓		
	Incremental optimization		✓		
Design Entry/Planning	Multiprocessor support (faster compile time)		✓	✓	
	IP Base Suite		✓	✓	Available for purchase
	Intel HLS Compiler		✓	✓	✓
	Platform Designer (Standard)			✓	✓
	Platform Designer (Pro)		✓		
	Design Partition Planner		✓	✓	
	Chip Planner		✓	✓	✓
	Interface Planner		✓		
Functional Simulation	Logic Lock regions		✓	✓	
	ModelSim*-Intel FPGA Starter Edition software		✓	✓	✓
	ModelSim-Intel FPGA Edition software		✓ <sup>5</sup>	✓ <sup>5</sup>	✓ <sup>5</sup>
Synthesis	VHDL		✓	✓	✓
	Verilog		✓	✓	✓
	SystemVerilog		✓	✓ <sup>6</sup>	✓ <sup>6</sup>
	VHDL-2008		✓		
Placement and Routing	Fitter (Place and Route)		✓	✓	✓
	Early Placement		✓		
	Register Retiming		✓	✓	
Timing and Power Verification	Timing Analyzer		✓	✓	✓
	Design Space Explorer II		✓	✓	✓
	Power Analyzer		✓	✓	✓
In-System Debug	Signal Tap Logic Analyzer		✓	✓	✓
	Transceiver toolkit		✓	✓	
	Intel Advanced Link Analyzer		✓	✓	
Operating System (OS) Support	Windows*/Linux* 64 bit support		✓	✓	✓
Price			Buy Fixed - \$3,995 Float - \$4,995	Buy Fixed - \$2,995 Float - \$3,995	Free
Download			<a href="#">Download Now</a>	<a href="#">Download Now</a>	<a href="#">Download Now</a>

Notes:

1. The only Arria II FPGA supported is the EP2AGX45 device.
2. The Intel Cyclone 10 GX device support is available for free in the Pro Edition software.
3. Available for Cyclone V and Stratix V devices only and requires a partial reconfiguration license.
4. Available for Stratix V, Arria V, and Cyclone V devices.
5. Requires an additional license.
6. Limited language support.

## ADDITIONAL DEVELOPMENT TOOLS

TOOLS	DESCRIPTION
Intel FPGA SDK for OpenCL™	<ul style="list-style-type: none"> <li>No additional licenses are required.</li> <li>Supported with the Intel Quartus Prime Pro/Standard Edition software.</li> <li>The software installation file includes the Intel Quartus Prime Pro/Standard Edition software and the OpenCL software.</li> </ul>
DSP Builder for Intel FPGAs	<ul style="list-style-type: none"> <li>Additional licenses are required.</li> <li>DSP Builder for Intel FPGAs (Advanced Blockset only) is available on Intel Quartus Prime Pro Edition for Intel Stratix 10 and Intel Arria 10 devices.</li> <li>DSP Builder for Intel FPGAs (Standard Blockset and Advanced Blockset) is available on Intel Quartus Prime Standard Edition for Intel Arria 10, Stratix V, Arria V, and Cyclone V devices.</li> </ul>
Nios® II Embedded Design Suite	<ul style="list-style-type: none"> <li>No additional licenses are required.</li> <li>Supported with all editions of the Intel Quartus Prime software.</li> <li>Includes Nios II software development tools and libraries.</li> </ul>
Intel SoC FPGA Embedded Development Suite (SoC EDS)	<ul style="list-style-type: none"> <li>Requires additional licenses for ARM* Development Studio 5* (DS-5*) Intel SoC FPGA Edition.</li> <li>The SoC EDS Standard Edition is supported with the Intel Quartus Prime Lite/Standard Edition software and the SoC EDS Pro Edition is supported with the Intel Quartus Prime Pro Edition software.</li> </ul>

OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

## INTEL QUARTUS PRIME DESIGN SOFTWARE FEATURES SUMMARY

Interface Planner	Enables you to quickly create your I/O design using real time legality checks.
Pin planner	Eases the process of assigning and managing pin assignments for high-density and high-pin-count designs.
Platform Designer	Automates system development by integrating IP functions and subsystems (collection of IP functions) using a hierarchical approach and a high-performance interconnect based on a network-on-a-chip architecture.
Off-the-shelf IP cores	Lets you construct your system-level design using IP cores from Intel and from Intel's third-party IP partners.
Synthesis	Provides expanded language support for System Verilog and VHDL 2008.
Scripting support	Supports command-line operation and Tcl scripting, as well as graphical user interface (GUI) design.
Rapid Recompile	Maximizes your productivity by reducing your compilation time (for a small design change after a full compile). Improves design timing preservation.
Incremental optimization	Offers a faster methodology to converge to design sign-off. The traditional fitter stage is divided into finer stages for more control over the design flow.
Partial reconfiguration	Creates a physical region on the FPGA that can be reconfigured to execute different functions. Synthesize, place, route, close timing, and generate configuration bitstreams for the functions implemented in the region.
Block-based design flows	Provides flexibility of reusing timing-closed modules or design blocks across projects and teams.
Intel Hyperflex™ FPGA Architecture	Provides increased core performance and power efficiency for Intel Stratix 10 devices.
Physical synthesis	Uses post placement and routing delay knowledge of a design to improve performance.
Design space explorer (DSE)	Increases performance by automatically iterating through combinations of Intel Quartus Prime software settings to find optimal results.
Extensive cross-probing	Provides support for cross-probing between verification tools and design source files.
Optimization advisors	Provides design-specific advice to improve performance, resource usage, and power consumption.
Chip planner	Reduces verification time while maintaining timing closure by enabling small, post-placement and routing design changes to be implemented in minutes.
Timing Analyzer	Provides native Synopsys* Design Constraint (SDC) support and allowing you to create, manage, and analyze complex timing constraints and quickly perform advanced timing verification.
Signal Tap logic analyzer <sup>1</sup>	Supports the most channels, fastest clock speeds, largest sample depths, and most advanced triggering capabilities available in an embedded logic analyzer.
System Console	Enables you to easily debug your FPGA in real time using read and write transactions. It also enables you to quickly create a GUI to help monitor and send data into your FPGA.
Power Analyzer	Enables you to analyze and optimize both dynamic and static power consumption accurately.
EDA partners	Offers EDA software support for synthesis, functional and timing simulation, static timing analysis, board-level simulation, signal integrity analysis, and formal verification. To see a complete list of partners, visit <a href="http://www.altera.com/eda-partners">www.altera.com/eda-partners</a> .

Notes:

1. Available with Talkback feature enabled in the Intel Quartus Prime Lite Edition software.

## Getting Started Steps

Step 1: Download the free Intel Quartus Prime Lite Edition software  
[www.altera.com/download](http://www.altera.com/download)

Step 2: Get oriented with the Intel Quartus Prime software interactive tutorial  
 After installation, open the interactive tutorial on the welcome screen.

Step 3: Sign up for training  
[www.altera.com/training](http://www.altera.com/training)

