

ALTERA DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED IN THIS FIX-FILE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS FIX-FILE WILL BE UNINTERRUPTED OR ERROR-FREE.

//*****

Readme file for Triple Speed Ethernet

- i) Quartus 10.1 SP1 Patch 1.77 or later,
- ii) Quartus 11.0,
- iii) Quartus 11.0 SP1,
- iv) Quartus 11.0 SP2,
- v) Quartus 11.1,
- vi) Quartus 11.1 SP1
- vii) Quartus 11.1 SP2

Copyright (C) Altera Corporation 2012 All right reserved.

Fix-file created on Jan 3rd. 2012 and below is the list of required files

- i) altera_tse_reset_ctrl_lego.sv
- ii) altera_tse_reset_sequencer.sv
- iii) altera_tse_mac_pcs_pma_gige.v
- iv) altera_tse_multi_mac_pcs_pma_gige.v
- v) altera_tse_pcs_pma_gige.v

Fix-file FOGBUGZ: 30535

//*****

How to use:

Please unzip the fix-file to triple_speed_ethernet-library, and recompile the Triple Speed Ethernet project.

Description:

LED LINK of Triple Speed Ethernet IP Megacore will not assert if hardware reset is asserted less than three clock cycles. This is due to reset sequence is not complete and rx_digitalreset stays constant high after reset.

Solution:

This fix-file ensures that reset sequence is complete and rx_digitalreset does not stay constant high after reset.

Affected device families:

All device families

Affected variant:

MAC with PCS with PMA variant and PCS with PMA variant for Quartus 10.1SP1 Patch 1.77 and later, Quartus 11.0, Quartus 11.0 SP1, Quartus 11.0 SP2, Quartus 11.1, Quartus 11.1 SP1 and Quartus 11.1 SP2.