Platform Designer Tutorial Design Example

The Platform Designer (formerly Qsys) System Design Tutorial (PDF) guides you through the procedure of building a memory tester system in a top-down approach. It introduces new concepts of hierachical isolation and generic components. It demonstrates new features like instantiating a generic component as a blackbox, checking system integrity and interface requirements, and synchronizing device settings and intellectual property (IP) references of the Intel® Quartus® Prime Pro Edition software and Platform Designer.

The design is scalable to test any Avalon® Memory Mapped (Avalon-MM) slave interface capable of read-and-write accesses so you can use this design example as a starting point to test many other memory types and interfaces.

The Qsys System Design Tutorial - Standard Edition (PDF) provides step-by-step instructions to create and verify a design with the system integration tool in the Intel Quartus Prime software. This design example includes components to design a memory tester system. In the tutorial, you perform the following steps:

  • Create a memory tester design using components in the system integration tool
  • Build the design with hierarchical levels of subsystems
  • Program the FPGA and calculate the memory efficiency reported by the tester
  • Use bus functional models (BFMs) to validate one of the design components in simulation
  • Use system console to control the system using a JTAG to the Avalon-MM bridge

Software Requirements

This design requires the Intel Quartus Prime software, which includes:

  • Nios® II Embedded Design Suite
  • ModelSim*-Intel FPGA or Starter Edition software

Download Intel Quartus Prime Standard Edition Software

Download Intel Quartus Prime Pro Edition Software

Using Design Examples

The use of this design is governed by, and subject to, the terms and conditions of the Intel hardware reference design license agreement.

Block Diagram

Refer to the block diagram below for an overview of the design structure and the system components or cores included with the example.

These design examples may only be used within Intel Corporation devices and remain the property of Intel. They are being provided on an “as-is” basis and as an accommodation; therefore, all warranties, representations, or guarantees of any kind (whether express, implied, or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed. Intel expressly does not recommend, suggest, or require that these examples be used in combination with any other product not provided by Intel.

Intel, Quartus, Stratix, Arria, and Cyclone are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.