

# Dual-Core Intel<sup>®</sup> Xeon<sup>®</sup> Processor 5100 Series

Thermal/Mechanical Design Guidelines

---

June 2006



ALL INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Dual-Core Intel® Xeon® Processor 5100 Series may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available upon request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling

1-800-548-4725, or by visiting Intel's website at <http://www.intel.com>.

Intel, Intel Inside, Xeon and the Intel Logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\* Other brands and names may be claimed as the property of others.

Copyright © 2006, Intel Corporation. All rights reserved.



# Contents

---

<b>1</b>	<b>Introduction</b> .....	7
1.1	Objective .....	7
1.2	Scope .....	7
1.3	References .....	7
1.4	Definition of Terms .....	8
<b>2</b>	<b>Thermal/Mechanical Reference Design</b> .....	11
2.1	Mechanical Requirements .....	11
2.1.1	Processor Mechanical Parameters .....	11
2.1.2	Dual-Core Intel Xeon Processor 5100 Series Processor Package .....	11
2.1.3	Dual-Core Intel Xeon Processor 5100 Series Considerations .....	14
2.2	Processor Thermal Parameters and Features .....	15
2.2.1	Thermal Control Circuit and TDP .....	15
2.2.2	Digital Thermal Sensor .....	16
2.2.3	Platform Environmental Control Interface (PECI) .....	16
2.2.4	Multiple Core Special Considerations .....	17
2.2.5	Thermal Profile .....	20
2.2.6	TCONTROL Definition .....	22
2.2.7	Thermal Profile Concepts for the Dual-Core Intel Xeon Processor 5100 Series .....	23
2.2.8	Performance Targets .....	25
2.3	Characterizing Cooling Solution Performance Requirements .....	29
2.3.1	Fan Speed Control .....	29
2.3.2	Processor Thermal Characterization Parameter Relationships .....	31
2.3.3	Chassis Thermal Design Considerations .....	33
2.4	Thermal/Mechanical Reference Design Considerations .....	33
2.4.1	Heatsink Solutions .....	33
2.4.2	Thermal Interface Material .....	34
2.4.3	Summary .....	35
2.4.4	Assembly Overview of the Intel Reference Thermal Mechanical Design .....	35
2.4.5	Thermal Solution Performance Characteristics .....	37
2.4.6	Thermal Profile Adherence .....	39
2.4.7	Components Overview .....	43
2.4.8	Boxed Active Thermal Solution for the Dual-Core Intel Xeon Processor 5100 Series .....	46
<b>A</b>	<b>Mechanical Drawings</b> .....	51
<b>B</b>	<b>Heatsink Clip Load Methodology</b> .....	73
B.1	Overview .....	73
B.2	Test Preparation .....	73
B.2.1	Heatsink Preparation .....	73
B.2.2	Typical Test Equipment .....	76
B.2.3	Test Procedure Examples .....	76
B.2.4	Time-Zero, Room Temperature Preload Measurement .....	76
B.2.5	Preload Degradation under Bake Conditions .....	77
<b>C</b>	<b>Safety Requirements</b> .....	79
<b>D</b>	<b>Quality and Reliability Requirements</b> .....	81
D.1	Intel Verification Criteria for the Reference Designs .....	81
D.1.1	Reference Heatsink Thermal Verification .....	81
D.1.2	Environmental Reliability Testing .....	81
D.1.3	Material and Recycling Requirements .....	83
<b>E</b>	<b>Enabled Suppliers Information</b> .....	85



E.1	Supplier Information .....	85
E.1.1	Intel Enabled Suppliers.....	85
E.1.2	Additional Enabled Suppliers .....	86

## Figures

2-1	Dual-Core Intel® Xeon® Processor 5100 Series Mechanical Drawing .....	13
2-2	DTS Domain for Dual-Core Intel Xeon Processor 5100 Series .....	17
2-3	Fan Speed Control for Dual-Core Intel Xeon Processor 5100 Series.....	18
2-4	Processor Core Geometric Center Locations.....	20
2-5	Thermal Profile Diagram .....	21
2-6	TCONTROL Value and Digital Thermal Sensor Value Interaction.....	22
2-7	TCONTROL and Thermal Profile Interaction.....	23
2-8	Dual Thermal Profile Diagram .....	24
2-9	Thermal Profile for the Dual-Core Intel Xeon Processor 5148 .....	25
2-10	Thermal Profile for the Dual-Core Intel® Xeon® Processor 5110/5120/5130/5140/5150 .....	26
2-11	Thermal Profiles A and B for the Dual-Core Intel® Xeon® Processor 5160.....	27
2-12	TCONTROL and Fan Speed Control .....	30
2-13	Processor Thermal Characterization Parameter Relationships .....	32
2-14	Exploded View of CEK Thermal Solution Components.....	36
2-15	2U+ CEK Heatsink Thermal Performance.....	38
2-16	1U CEK Heatsink Thermal Performance .....	39
2-17	1U CEK Thermal Adherence to Dual-Core Intel Xeon Processor 5148 Thermal Profile.....	40
2-18	1U CEK Thermal Adherence to Dual-Core Intel® Xeon® Processor 5110/5120/5130/5140/5150 Thermal Profile .....	41
2-19	2U+CEK Thermal Adherence to Dual-Core Intel Xeon Processor 5160 Thermal Profile A.....	42
2-20	1U CEK Thermal Adherence to Dual-Core Intel Xeon Processor 5160 Thermal Profile B.....	43
2-21	Isometric View of the 2U+ CEK Heatsink.....	43
2-22	Isometric View of the 1U CEK Heatsink .....	44
2-23	CEK Spring Isometric View.....	46
2-24	Isometric View of CEK Spring Attachment to the Base Board .....	46
2-25	Boxed Active CEK Heatsink Solutions with PWM/DTS Control (Representation Only)47	
2-26	Fan Cable Connection (Active CEK) .....	48
A-1	2U CEK Heatsink (Sheet 1 of 4) .....	52
A-2	2U CEK Heatsink (Sheet 2 of 4) .....	53
A-3	2U CEK Heatsink (Sheet 3 of 4) .....	54
A-4	2U CEK Heatsink (Sheet 4 of 4) .....	55
A-5	CEK Spring (Sheet 1 of 3) .....	56
A-6	CEK Spring (Sheet 2 of 3) .....	57
A-7	CEK Spring (Sheet 3 of 3) .....	58
A-8	Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 1 of 6) .....	59
A-9	Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 2 of 6) .....	60
A-10	Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 3 of 6) .....	61
A-11	Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 4 of 6) .....	62



A-12	Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 5 of 6)	63
A-13	Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 6 of 6)	64
A-14	1U CEK Heatsink (Sheet 1 of 4)	65
A-15	1U CEK Heatsink (Sheet 2 of 4)	66
A-16	1U CEK Heatsink (Sheet 3 of 4)	67
A-17	1U CEK Heatsink (Sheet 4 of 4)	68
A-18	Active CEK Thermal Solution Volumetric (Sheet 1 of 3)	69
A-19	Active CEK Thermal Solution Volumetric (Sheet 2 of 3)	70
A-20	Active CEK Thermal Solution Volumetric (Sheet 3 of 3)	71
B-1	Load Cell Installation in Machined Heatsink Base Pocket -- Bottom View	74
B-2	Load Cell Installation in Machined Heatsink Base Pocket -- Side View	75
B-3	Preload Test Configuration	75

## Tables

1-1	Reference Documents	7
1-2	Terms and Descriptions	8
2-1	Processor Mechanical Parameters Table	11
2-2	Input and Output Conditions for the Dual-Core Intel Xeon Processor 5100 Series Thermal Management Features	19
2-3	Processor Core Geometric Center Dimensions	20
2-4	Intel Reference Heatsink Performance Targets for the Dual-Core Intel® Xeon® Processor 5148	27
2-5	Intel Reference Heatsink Performance Targets for the Dual-Core Intel Xeon Processor 5110/5120/5130/5140/5150	28
2-6	Intel Reference Heatsink Performance Targets for the Dual-Core Intel Xeon Processor 5160	29
2-7	Fan Speed Control, TCONTROL and DTS Relationship	30
2-8	CEK Heatsink Thermal Mechanical Characteristics	44
2-9	Recommended Thermal Grease Dispense Weight	45
2-10	Fan Specifications (Boxed 4-wire PWM/DTS Heatsink Solution)	48
2-11	Fan Cable Connector Pin Out (Active CEK)	48
A-1	Mechanical Drawing List	51
B-1	Typical Test Equipment	76
D-1	Use Conditions Environment	82
E-1	Suppliers for the Dual-Core Intel Xeon Processor 5100 Series Intel Reference Solution	85
E-2	Suppliers of Alternative Thermal Solutions for the Dual-Core Intel Xeon Processor 5100 Series	86



## Revision History

---

Revision Number	Description	Date
001	• Initial release of the document.	June 2006

§



# 1 Introduction

## 1.1 Objective

This document describes the reference thermal solution and design parameters required for Dual-Core Intel® Xeon® Processor 5100 Series. It is also the intent of this document to comprehend and demonstrate the processor cooling solution features and requirements. Furthermore, this document provides an understanding of the processor thermal characteristics, and discusses guidelines for meeting the thermal requirements imposed on the entire life of the processor. The thermal/mechanical solutions described in this document are intended to aid component and system designers in the development and evaluation of processor compatible thermal/mechanical solutions.

## 1.2 Scope

The thermal/mechanical solutions described in this document pertain only to a solution(s) intended for use with the Dual-Core Intel Xeon Processor 5100 Series in 1U/Volumetric constrained, 2U, 2U+ and workstation form factors systems. This document contains the mechanical and thermal requirements of the processor cooling solution. In case of conflict, the data in the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet* supersedes any data in this document. Additional information is provided as a reference in the appendices.

## 1.3 References

Material and concepts available in the following documents may be beneficial when reading this document.

**Table 1-1. Reference Documents**

Document	Comment
<i>European Blue Angel Recycling Standards</i>	<a href="http://www.blauer-engel.de">http://www.blauer-engel.de</a>
<i>Intel® Xeon® Processor Family Thermal Test Vehicle User's Guide</i>	See Note following table
<i>Intel® Xeon® Processor Thermal Design Guidelines</i>	<a href="http://developer.intel.com/">http://developer.intel.com/</a>
<i>LGA771 Socket Mechanical Design Guide</i>	See Note following table
<i>PECI Feature Set Overview</i>	See Note following table
<i>Platform Environment Control Interface (PECI) Specification</i>	See Note following table
<i>T<sub>RISE</sub> Reduction Guidelines for Rack Servers and Workstations</i>	See Note following table
<i>Dual-Core Intel® Xeon® Processor 5100 Series Datasheet</i>	See Note following table
<i>Dual-Core Intel® Xeon® Processor 5100 Series Enabled Components Mechanical Models</i> (in IGES and ProE* format)	Available electronically
<i>Dual-Core Intel® Xeon® Processor 5100 Series Enabled Components Thermal Models</i> (in Flotherm* and Icepak*)	Available electronically
<i>Dual-Core Intel® Xeon® Processor 5100 Series Mechanical Models</i> (in ProE* and IGES model)	Available electronically
<i>Dual-Core Intel® Xeon® Processor 5100 Series Thermal Models</i> (in Flotherm* and Icepak*)	Available electronically
<i>Thin Electronics Bay Specification (A Server System Infrastructure [SSI] Specification for Rack Optimized Servers)</i>	<a href="http://www.ssiforum.com">www.ssiforum.com</a>



*Note:* Contact your Intel field sales representative for the latest revision and order number of this document.

## 1.4 Definition of Terms

**Table 1-2. Terms and Descriptions (Sheet 1 of 2)**

Term	Description
Bypass	Bypass is the area between a passive heatsink and any object that can act to form a duct. For this example, it can be expressed as a dimension away from the outside dimension of the fins to the nearest surface.
Digital Thermal Sensor	Digital Thermal Sensor replaces the $T_{DIODE}$ in previous products and uses the same sensor as the PROCHOT# sensor to indicate the on-die temperature. The temperature value represents the number of degrees below the TCC activation temperature.
FMB	Flexible Motherboard Guideline: an estimate of the maximum value of a processor specification over certain time periods. System designers should meet the FMB values to ensure their systems are compatible with future processor releases.
FSC	Fan Speed Control
IHS	Integrated Heat Spreader: a component of the processor package used to enhance the thermal performance of the package. Component thermal solutions interface with the processor at the IHS surface.
LGA771 Socket	The Dual-Core Intel® Xeon® Processor 5100 Series interface to the baseboard through this surface mount, 771 Land socket. See the <i>LGA771 Socket Mechanical Design Guide</i> for details regarding this socket.
$P_{MAX}$	The maximum power dissipated by a semiconductor component.
PECI	A proprietary one-wire bus interface that provides a communication channel between Intel processor and chipset components to external thermal monitoring devices, for use in fan speed control. PECI communicates readings from the processor's Digital Thermal Sensor. PECI replaces the thermal diode available in previous processors.
$\Psi_{CA}$	Case-to-ambient thermal characterization parameter (psi). A measure of thermal solution performance using total package power. Defined as $(T_{CASE} - T_{LA}) / \text{Total Package Power}$ . Heat source should always be specified for $\Psi$ measurements.
$\Psi_{CS}$	Case-to-sink thermal characterization parameter. A measure of thermal interface material performance using total package power. Defined as $(T_{CASE} - T_S) / \text{Total Package Power}$ .
$\Psi_{SA}$	Sink-to-ambient thermal characterization parameter. A measure of heatsink thermal performance using total package power. Defined as $(T_S - T_{LA}) / \text{Total Package Power}$ .
$T_{CASE}$	The case temperature of the processor, measured at the geometric center of the topside of the IHS.
$T_{CASE-MAX}$	The maximum case temperature as specified in a component specification.
TCC	Thermal Control Circuit: Thermal monitor uses the TCC to reduce the die temperature by using clock modulation and/or operating frequency and input voltage adjustment when the die temperature is very near its operating limits.
$T_{CONTROL}$	A processor unique value for use in fan speed control mechanisms. $T_{CONTROL}$ is a temperature specification based on a temperature reading from the processor's Digital Thermal Sensor. $T_{CONTROL}$ can be described as a trigger point for fan speed control implementation. $T_{CONTROL} = -T_{OFFSET}$ .
$T_{OFFSET}$	An offset value from the TCC activation temperature value specified in the processor EMTS or data sheet and $T_{CONTROL} = -T_{OFFSET}$ . This value is programmed into each processor during manufacturing and can be obtained by reading the IA_32_TEMPERATURE_TARGET MSR. This is a static and a unique value. Refer to the <i>RS - Conroe and Woodcrest Processor Family BIOS Writer's Guide (BWG)</i> for further details.
TDP	Thermal Design Power: Thermal solution should be designed to dissipate this target power level. TDP is not the maximum power that the processor can dissipate.
Thermal Monitor	A feature on the processor that can keep the processor's die temperature within factory specifications under normal operating conditions, and with a thermal solution that satisfies the processor thermal profile specification.
Thermal Profile	Line that defines case temperature specification of a processor at a given power level.
TIM	Thermal Interface Material: The thermally conductive compound between the heatsink and the processor case. This material fills the air gaps and voids, and enhances the transfer of the heat from the processor case to the heatsink.

**Table 1-2. Terms and Descriptions (Sheet 2 of 2)**

$T_{LA}$	The measured ambient temperature locally surrounding the processor. The ambient temperature should be measured just upstream of a passive heatsink or at the fan inlet for an active heatsink.
$T_{SA}$	The system ambient air temperature external to a system chassis. This temperature is usually measured at the chassis air inlets.
U	A unit of measure used to define server rack spacing height. 1U is equal to 1.75 in, 2U equals 3.50 in, etc.

§





## 2 Thermal/Mechanical Reference Design

This chapter describes the thermal/mechanical reference design for Dual-Core Intel Xeon Processor 5100 Series. Dual-Core Intel Xeon Processor 5100 Series are the performance processors with a front side bus speed of 1333 MHz, Some lower speed Dual-Core Intel Xeon Processor 5100 Series SKU's are available which support a 1066 MHz Front Side Bus (FSB). The processor is targeted for the full range of form factors (2U, 2U+ and 1U/volumetrically constrained).

### 2.1 Mechanical Requirements

The mechanical performance of the processor cooling solution must satisfy the requirements described in this section.

#### 2.1.1 Processor Mechanical Parameters

Table 2-1. Processor Mechanical Parameters Table

Parameter	Minimum	Maximum	Unit	Notes
Volumetric Requirements and Keepouts				1
Static Compressive Load				3
Static Board Deflection				3
Dynamic Compressive Load				3
Transient Bend				3
Shear Load		70 311	lbf N	2,4,5
Tensile Load		25 111	lbf N	2,4,6
Torsion Load		35 3.95	in*lbf N*m	2,4,7

**Notes:**

1. Refer to drawings in [Appendix A](#).
2. In the case of a discrepancy, the most recent *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet* and *LGA771 Socket Mechanical Design Guide* supersede targets listed in Table 2-1 above.
3. These socket limits are defined in the *LGA771 Socket Mechanical Design Guide*.
4. These package handling limits are defined in the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet*.
5. Shear load that can be applied to the package IHS.
6. Tensile load that can be applied to the package IHS.
7. Torque that can be applied to the package IHS.

#### 2.1.2 Dual-Core Intel Xeon Processor 5100 Series Processor Package

The Dual-Core Intel Xeon Processor 5100 Series are packaged using the flip-chip land grid array (FC-LGA6) package technology. Please refer to the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet* for detailed mechanical specifications. The Dual-Core Intel Xeon Processor 5100 Series mechanical drawing, [Figure 2-1](#), provides the mechanical information for Dual-Core Intel Xeon Processor 5100 Series. The stackup



height of the processor in the socket is shown in [Appendix A](#). The drawing is superseded with the drawing in the processor Datasheet, should there be any conflicts. Integrated package/socket stackup height information is provided in the *LGA771 Socket Mechanical Design Guide*.





The package includes an integrated heat spreader (IHS). The IHS transfers the non-uniform heat from the die to the top of the IHS, out of which the heat flux is more uniform and spreads over a larger surface area (not the entire IHS area). This allows more efficient heat transfer out of the package to an attached cooling device. The IHS is designed to be the interface for contacting a heatsink. Details can be found in the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet*.

The processor connects to the baseboard through a 771-land surface mount socket. A description of the socket can be found in the *LGA771 Socket Mechanical Design Guide*.

The processor package and socket have mechanical load limits that are specified in the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet* and the *LGA771 Socket Mechanical Design Guide*. These load limits should not be exceeded during heatsink installation, removal, mechanical stress testing, or standard shipping conditions. For example, when a compressive static load is necessary to ensure thermal performance of the Thermal Interface Material (TIM) between the heatsink base and the IHS, it should not exceed the corresponding specification given in the *LGA771 Socket Mechanical Design Guide*.

The heatsink mass can also add additional dynamic compressive load to the package during a mechanical shock event. Amplification factors due to the impact force during shock must be taken into account in dynamic load calculations. The total combination of dynamic and static compressive load should not then exceed the processor/socket compressive dynamic load specified in the *LGA771 Socket Mechanical Design Guide* during a vertical shock. It is not recommended to use any portion of the processor substrate as a mechanical reference or load-bearing surface in either static or dynamic compressive load conditions.

### 2.1.3 Dual-Core Intel Xeon Processor 5100 Series Considerations

An attachment mechanism must be designed to support the heatsink since there are no features on the LGA771 socket to directly attach a heatsink. In addition to holding the heatsink in place on top of the IHS, this mechanism plays a significant role in the robustness of the system in which it is implemented, in particular:

- Ensuring thermal performance of the TIM applied between the IHS and the heatsink. TIMs, especially ones based on phase change materials, are very sensitive to applied pressure: the higher the pressure, the better the initial performance. TIMs such as thermal greases are not as sensitive to applied pressure. Refer to [Section 2.4.2](#) and [Section 2.4.7.2](#) for information on tradeoffs made with TIM selection. Designs should consider possible decrease in applied pressure over time due to potential structural relaxation in enabled components.
- Ensuring system electrical, thermal, and structural integrity under shock and vibration events. The mechanical requirements of the attach mechanism depend on the weight of the heatsink and the level of shock and vibration that the system must support. The overall structural design of the baseboard and system must be considered when designing the heatsink attach mechanism. Their design should provide a means for protecting LGA771 socket solder joints as well as preventing package pullout from the socket.

**Note:** The load applied by the attachment mechanism must comply with the package and socket specifications, along with the dynamic load added by the mechanical shock and vibration requirements, as identified in [Section 2.1.1](#).



A potential mechanical solution for heavy heatsinks is the direct attachment of the heatsink to the chassis pan. In this case, the strength of the chassis pan can be utilized rather than solely relying on the baseboard strength. In addition to the general guidelines given above, contact with the baseboard surfaces should be minimized during installation in order to avoid any damage to the baseboard.

The Intel reference design for Dual-Core Intel Xeon Processor 5100 Series is using such a heatsink attachment scheme. Refer to [Section 2.4](#) for further information regarding the Intel reference mechanical solution.

## 2.2 Processor Thermal Parameters and Features

### 2.2.1 Thermal Control Circuit and TDP

The operating thermal limits of the processor are defined by the Thermal Profile. The intent of the Thermal Profile specification is to support acoustic noise reduction through fan speed control and ensure the long-term reliability of the processor. This specification requires that the temperature at the center of the processor IHS, known as ( $T_{CASE}$ ) remains within a certain temperature specification. Compliance with the  $T_{CASE}$  specification is required to achieve optimal operation and long-term reliability (See the *Intel® Xeon® Processor Family Thermal Test Vehicle User's Guide* for Case Temperature definition and measurement methods).

To ease the burden on thermal solutions, the Thermal Monitor feature and associated logic have been integrated into the silicon of the processor. One feature of the Thermal Monitor is the Thermal Control Circuit (TCC). When active, the TCC lowers the processor temperature by reducing power consumption. This is accomplished through a combination of Thermal Monitor and Thermal Monitor 2 (TM2). Thermal Monitor modulates the duty cycle of the internal processor clocks, resulting in a lower effective frequency, when active, the TCC turns the processor clocks off and then back on with a predetermined duty cycle. Thermal Monitor 2 adjusts both the processor operating frequency (via the bus multiplier) and input voltage (via the VID signals). Please refer to applicable processor Datasheet for further details on TM and TM2.

PROCHOT# is designed to assert at or a few degrees higher than maximum  $T_{CASE}$  (as specified by the thermal profile) when dissipating TDP power, and cannot be interpreted as an indication of processor case temperature. This temperature delta accounts for processor package, lifetime, and manufacturing variations and attempts to ensure the Thermal Control Circuit is not activated below maximum  $T_{CASE}$  when dissipating TDP power. There is no defined or fixed correlation between the PROCHOT# assertion temperature and the case temperature. However, with the introduction of the Digital Thermal Sensor (DTS) on the Dual-Core Intel® Xeon® Processor 5100 Series, the DTS reports a relative temperature delta below the PROCHOT# assertion temperature (see [Section 2.2.2](#) for more details on the Digital Thermal Sensor). Thermal solutions must be designed to the processor specifications (that is, Thermal Profile) and cannot be adjusted based on experimental measurements of  $T_{CASE}$ , PROCHOT#, or Digital Thermal Sensor on random processor samples.

By taking advantage of the Thermal Monitor features, system designers may reduce thermal solution cost by designing to the Thermal Design Power (TDP) instead of maximum power. TDP should be used for processor thermal solution design targets. TDP is not the maximum power that the processor can dissipate. TDP is based on measurements of processor power consumption while running various high power applications. This data set is used to determine those applications that are interesting from a power perspective. These applications are then evaluated in a controlled thermal environment to determine their sensitivity to activation of the thermal control



circuit. This data set is then used to derive the TDP targets published in the processor Datasheet. The Thermal Monitor can protect the processor in rare workload excursions above TDP. Therefore, thermal solutions should be designed to dissipate this target power level. The thermal management logic and thermal monitor features are discussed in extensive detail in the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet*.

In addition, on-die thermal management features called THERMTRIP# and FORCEPR# are available on the Dual-Core Intel Xeon Processor 5100 Series. They provide a thermal management approach to support the continued increases in processor frequency and performance. Please see the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet* for guidance on these thermal management features.

## 2.2.2 Digital Thermal Sensor

The Dual-Core Intel Xeon Processor 5100 Series introduce a new on-die temperature sensor known as the Digital Thermal Sensor (DTS) that replaces the Tdiode in previous products.

The DTS uses the same sensor utilized for TCC activation. Each individual processor is calibrated so that TCC activation occurs at a DTS value of 0°C. The temperature reported by the DTS is the number of degrees below the TCC activation temperature (i.e below 0°C), and is always negative. For example, -10 reported by DTS means 10°C away from the TCC activation. No value above the TCC activation temperature (that is, above 0°C) will be reported, DTS will simply report 0.

The DTS utilizes a thermal sensor that is optimally located when compared with thermal diodes available with legacy processors. This is achieved as a result of a smaller foot print and decreased sensitivity to noise.

The DTS also facilitates the use of multiple thermal sensors within the processor without the burden of increasing the number of thermal sensor signal pins on the processor package. With the legacy thermal diode, each thermal sensor required dedicated signal pins. Operation of multiple DTS will be discussed more detail in [Section 2.2.4](#).

The DTS benefits will be realized in more accurate fan speed control and TCC activation. The DTS application in fan speed control will be discussed more detail in [Section 2.3.1](#).

## 2.2.3 Platform Environmental Control Interface (PECI)

The PECI interface is designed specifically to convey system management information from the processor (initially, only thermal data from the Digital Thermal Sensor). It is a proprietary single wire bus between the processor and the chipset or other health monitoring device. Data from the Digital Thermal Sensors are processed and stored in a processor register (MSR) which is queried through the Platform Environment Control Interface (PECI). The PECI specification provides a specific command set to discover, enumerate devices, and read the temperature. For an overview of the PECI interface, please refer to *PECI Feature Set Overview*. For more detail information on PECI, please refer to *Platform Environment Control Interface (PECI) Specification* and *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet*.




## 2.2.4 Multiple Core Special Considerations

### 2.2.4.1 Multiple Digital Thermal Sensor Operation

When Intel designers integrate multiple Digital Thermal Sensors onto a processor to monitor multiple temperature regions, such as multiple cores, the only temperature of concern to the external cooling system is the single hottest value for the entire processor.

To simplify the process of determining the hottest location, the PECCI interface to the Digital Thermal Sensors introduces the concept of domain. Figure 2-2 provides an illustration of the DTS domain for Dual-Core Intel Xeon Processor 5100 Series. The Dual-Core Intel Xeon Processor 5100 Series contains two cores, both cores are in one domain with one Digital Thermal Sensor per core. Some multiple core processors have a single domain, other processors will have multiple domains. Each domain receives all temperature sensor values on the processor within that domain, and provides the current hottest value for that domain when polled by an external PECCI device such as a thermal management system. The BIOS will be responsible for detecting the proper processor type and providing the number of domains to the thermal management system.

Figure 2-2. DTS Domain for Dual-Core Intel Xeon Processor 5100 Series




### 2.2.4.2 Thermal Monitor for Multiple Core Products

The thermal management for multiple core products have only one  $T_{CONTROL}$  value per processor. If the DTS temperature from any domain within the processor is greater than or equal to  $T_{CONTROL}$ , the processor case temperature must remain at or below the temperature as specified by the thermal profile. See Section 2.2.6 for information on  $T_{CONTROL}$ .

### 2.2.4.3 Fan Speed Control for Dual-Core Intel Xeon Processor 5100 Series

There is only one pin (Pin G5) on each LGA771 socket that accesses the single domain of the Dual-Core Intel Xeon Processor 5100 Series. Through this pin, the single domain receives all temperature sensor values and provides the current hottest value to an external PECCI device such as a thermal management system. Figure 2-3 provides an illustration of the fan speed signals for the multiple core Dual-Core Intel® Xeon® Processor 5100 Series.

Figure 2-3. Fan Speed Control for Dual-Core Intel Xeon Processor 5100 Series



The processor MSR supports temperature threshold interrupts and provides instantaneous data. To reduce the sample rate requirements on PECCI and improve thermal data stability vs. time, the processor Digital Thermal Sensor and PECCI interface implement an averaging algorithm. For more information on the Processor Thermal Data Sample Rate and Filtering, please refer to *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet*.

### 2.2.4.4 PROCHOT#, THERMTRIP#, and FORCEPR#

The PROCHOT# and THERMTRIP# outputs will be shared by all cores on a processor. The first core to reach TCC activation will assert PROCHOT#. A single FORCEPR# input will be shared by each core. Table 2-2 provides an overview of input and output conditions for the Dual-Core Intel Xeon Processor 5100 Series thermal management features.



**Table 2-2. Input and Output Conditions for the Dual-Core Intel Xeon Processor 5100 Series Thermal Management Features**

Item	Processor Input	Processor Output
TM/TM2	DTS $_{Core X} >$ TCC Activation Temperature	All Cores TCC Activation
PROCHOT#	DTS $_{Core X} \geq$ TCC Activation Temperature	PROCHOT# Asserted
THERMTRIP#	DTS $_{Core X} \geq$ THERMTRIP # Assertion Temperature	THERMTRIP# Asserted, all cores shut down
FORCEPR#	FORCEPR# Asserted	All Cores TCC Activation


**Notes:**

1. X=1,2, represents any one of the core1 and core2 in Dual-Core Intel Xeon Processor 5100 Series.
2. For more information on PROCHOT#, THERMTRIP#, and FORCEPR# see the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet*.

**2.2.4.5 Heatpipe Orientation for Multiple Core Processors**

Thermal management of multiple core processors can be achieved without the use of heatpipe heatsinks, as demonstrated by the Intel Reference Thermal Solution discussed in [Section 2.4](#).

To assist customers interested in designing heatpipe heatsinks, processor core locations have been provided. In some cases, this may influence the designer’s selection of heatpipe orientation. For this purpose, the core geometric center locations, as illustrated in [Figure 2-4](#), are provided in [Table 2-3](#). Dimensions originate from the vertical edge of the IHS nearest to the pin 1 fiducial as shown in [Figure 2-4](#).

**Figure 2-4. Processor Core Geometric Center Locations**

**Table 2-3. Processor Core Geometric Center Dimensions**

Feature	X Dimension	Y Dimension
Core 1	19.53 mm	12.68 mm
Core 2	19.53 mm	16.82 mm

## 2.2.5 Thermal Profile

The thermal profile is a linear line that defines the relationship between a processor's case temperature and its power consumption as shown in [Figure 2-5](#). The equation of the thermal profile is defined as:

**Equation 2-1.**  $y = ax + b$


Where:

$y$  = Processor case temperature,  $T_{CASE}$  ( $^{\circ}C$ )



- x = Processor power consumption (W)
- a = Case-to-ambient thermal resistance,  $\psi_{CA}$  ( $^{\circ}\text{C}/\text{W}$ )
- b = Processor local ambient temperature, TLA ( $^{\circ}\text{C}$ )

Figure 2-5. Thermal Profile Diagram




The higher end point of the Thermal Profile represents the processor's TDP and the associated maximum case temperature ( $T_{\text{CASE\_MAX}}$ ). The lower end point of the Thermal Profile represents the power value ( $P_{\text{PROFILE\_MIN}}$ ) and the associated case temperature ( $T_{\text{CASE\_MAX@ } P_{\text{PROFILE\_MIN}}}$ ) for the lowest possible theoretical value of  $T_{\text{CONTROL}}$  (see [Section 2.2.6](#)). The slope of the Thermal Profile line represents the case-to-ambient resistance of the thermal solution with the y-intercept being the local processor ambient temperature. The slope of the Thermal Profile is constant between  $P_{\text{PROFILE\_MIN}}$  and TDP, which indicates that all frequencies of a processor defined by the Thermal Profile will require the same heatsink case-to-ambient resistance.

In order to satisfy the Thermal Profile specification, a thermal solution must be at or below the Thermal Profile line for the given processor when its DTS temperature is greater than  $T_{\text{CONTROL}}$  (refer to [Section 2.2.6](#)). The Thermal Profile allows the customers to make a trade-off between the thermal solution case-to-ambient resistance and the processor local ambient temperature that best suits their platform implementation (refer to [Section 2.3.3](#)). There can be multiple combinations of thermal solution case-to-ambient resistance and processor local ambient temperature that can meet a given Thermal Profile. If the case-to-ambient resistance and the local ambient temperature are known for a specific thermal solution, the Thermal Profile of that solution can easily be plotted against the Thermal Profile specification. As explained above, the case-to-ambient resistance represents the slope of the line and the processor local ambient temperature represents the y-axis intercept. Hence the  $T_{\text{CASE}}$  values of a specific solution can be calculated at the TDP and  $P_{\text{PROFILE\_MIN}}$  power levels. Once these points are determined, they can be joined by a line, which represents the Thermal Profile of the specific solution. If that line stays at or below the Thermal Profile specification, then that particular solution is deemed as a compliant solution.

### 2.2.6 T<sub>CONTROL</sub> Definition

T<sub>CONTROL</sub> can be described as a trigger point for fan speed control implementation. The processor T<sub>CONTROL</sub> value is now a DTS value. Because the temperatures provided by the Digital Thermal Sensor are relative and no longer absolute, the T<sub>CONTROL</sub> value is now defined as a relative value to the TCC activation set point (that is, 0°C). Figure 2-6 depicts the interaction between the T<sub>CONTROL</sub> value and Digital Thermal Sensor value.

Figure 2-6. T<sub>CONTROL</sub> Value and Digital Thermal Sensor Value Interaction



The value for T<sub>CONTROL</sub> is calibrated in manufacturing and configured for each processor individually. For the Dual-Core Intel Xeon Processor 5100 Series, the T<sub>CONTROL</sub> value is obtained by reading a processor model specific register (MSR). NOTE: There is no T<sub>CONTROL</sub>\_BASE value to sum as previously required on legacy processors. The fan speed control device only needs to read the T<sub>OFFSET</sub> MSR and compare this to the DTS value from the PECL interface. The equation for calculating T<sub>CONTROL</sub> is:

**Equation 2-2.**  $T_{CONTROL} = -T_{OFFSET}$


Where:

**T<sub>OFFSET</sub>** = A DTS-based value programmed into each processor during manufacturing that can be obtained by reading the IA32\_TEMPERATURE\_TARGET MSR. This is a static and a unique value. Refer to the *RS - Conroe and Woodcrest Processor Family BIOS Writer's Guide* for further details.

Figure 2-7 depicts the interaction between the Thermal Profile and T<sub>CONTROL</sub>.



Figure 2-7.  $T_{CONTROL}$  and Thermal Profile Interaction



Since  $T_{CONTROL}$  is based on a processor DTS temperature value, an equivalent  $T_{CASE}$  temperature must be determined to plot the  $T_{CASE} @ T_{CONTROL}$  point on the Thermal Profile graph. Location 1 on the Thermal Profile represents a  $T_{CASE}$  value corresponding to  $P_{PROFILE\_MIN}$ . Location 2 on the Thermal Profile represents a  $T_{CASE}$  value corresponding to  $DTS = T_{CONTROL}$ . If the DTS temperature is less than  $T_{CONTROL}$ , then the case temperature is permitted to exceed the Thermal Profile, but the DTS temperature must remain at or below  $T_{CONTROL}$ . The thermal solution for the processor must be able to keep the processor's  $T_{CASE}$  at or below the  $T_{CASE}$  values defined by the Thermal Profile between the  $T_{CASE\_MAX} @ P_{PROFILE\_MIN}$  and  $T_{CASE\_MAX}$  points at the corresponding power levels.


Refer to [Section 2.3.1](#) for the implementation of the  $T_{CONTROL}$  value in support of fan speed control (FSC) design to achieve better acoustic performance.

## 2.2.7 Thermal Profile Concepts for the Dual-Core Intel Xeon Processor 5100 Series

### 2.2.7.1 Dual Thermal Profile Concept for the Dual-Core Intel Xeon Processor 5160

The Dual-Core Intel Xeon Processor 5160 are designed to go into various form factors, including the volumetrically constrained 1U and custom blade form factors. Due to certain limitations of such form factors (that is, airflow, thermal solution height), it is very challenging to meet the thermal requirements of the processor. To mitigate these form factor constraints, Intel has developed a dual Thermal Profile specification, shown in [Figure 2-8](#).

Figure 2-8. Dual Thermal Profile Diagram



The Thermal Profile A is based on Intel's 2U+ air cooling solution. Designing to Thermal Profile A ensures that no measurable performance loss due to Thermal Control Circuit (TCC) activation is observed in the processor. It is expected that TCC would only be activated for very brief periods of time when running a worst-case real world application in a worst-case thermal condition. These brief instances of TCC activation are not expected to impact the performance of the processor. A worst case real world application is defined as a commercially available, useful application which dissipates a power equal to, or above, the TDP for a thermally relevant timeframe. One example of a worst-case thermal condition is when a processor local ambient temperature is at or above 42.3°C for Dual-Core Intel Xeon Processor 5160 Thermal Profile A.

Thermal Profile B supports volumetrically constrained platforms (that is, 1U, blades, and so forth), and is based on Intel's 1U air cooling solution. Because of the reduced capability represented by such thermal solutions, designing to Thermal Profile B results in an increased probability of TCC activation and an associated measurable performance loss. Measurable performance loss is defined to be any degradation in the processor's performance greater than 1.5%. The 1.5% number is chosen as the baseline since the run-to-run variation in a given performance benchmark is typically between 1 - 2%.

Although designing to Thermal Profile B results in increased  $T_{\text{CASE}}$  temperatures compared to Thermal Profile A at a given power level, both of these Thermal Profiles ensure that Intel's long-term processor reliability requirements are satisfied. In other words, designing to Thermal Profile B does not impose any additional risk to Intel's long-term reliability requirements. Thermal solutions that exceed Thermal Profile B specification are considered incompliant and will adversely affect the long-term reliability of the processor.




Refer to the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet* or [Section 2.2.8](#) for the Thermal Profile A and Thermal Profile B specifications. [Section 2.4](#) of this document also provides details on the 2U+ and 1U Intel reference thermal solutions that are designed to meet the Dual-Core Intel Xeon Processor 5160 Thermal Profile A and Thermal Profile B respectively.

## 2.2.8 Performance Targets

The Thermal Profile specifications for these processors are published in the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet*. These Thermal Profile specifications are shown as a reference in the subsequent discussions.


**Figure 2-9. Thermal Profile for the Dual-Core Intel Xeon Processor 5148**



**Note:** The thermal specifications shown in this graph are for reference only. Refer to the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet* for the Thermal Profile specifications. In case of conflict, the data information in the datasheet supersedes any data in this figure.




Figure 2-10. Thermal Profile for the Dual-Core Intel® Xeon® Processor 5110/5120/5130/5140/5150



**Note:** The thermal specifications shown in this graph are for reference only. Refer to the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet* for the Thermal Profile specifications. In case of conflict, the data information in the datasheet supersedes any data in this figure.



Figure 2-11. Thermal Profiles A and B for the Dual-Core Intel® Xeon® Processor 5160



**Note:** The thermal specifications shown in this graph are for reference only. Refer to the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet* for the Thermal Profile specifications. In case of conflict, the data information in the datasheet supersedes any data in this figure.

Table 2-4, Table 2-5 and Table 2-6 describe thermal performance target for the Dual-Core Intel Xeon Processor 5100 Series cooling solution enabled by Intel.

Table 2-4. Intel Reference Heatsink Performance Targets for the Dual-Core Intel® Xeon® Processor 5148

Parameter	Maximum	Unit	Notes
Altitude	Sea-level	m	Heatsink designed at 0 meters
T <sub>LA</sub>	40	°C	
TDP	40	W	
T <sub>CASE_MAX</sub>	58	°C	
T <sub>CASE_MAX @ P_profile_min</sub>	50	°C	P_profile_min = 22.2 W.
Airflow	15 25.5	CFM m <sup>3</sup> / hr	Airflow through the heatsink fins
Pressure Drop	0.331 82.4	Inches of H <sub>2</sub> O Pa	
Ψ <sub>CA</sub>	0.299	°C/W	Mean + 3σ



**Table 2-5. Intel Reference Heatsink Performance Targets for the Dual-Core Intel Xeon Processor 5110/5120/5130/5140/5150**

Parameter	Maximum	Unit	Notes
Altitude	Sea-level	m	Heatsink designed at 0 meters
T <sub>LA</sub>	40	°C	
TDP	65	W	
T <sub>CASE_MAX</sub>	65	°C	
T <sub>CASE_MAX</sub> @ P <sub>profile_min</sub>	50	°C	P <sub>profile_min</sub> = 26 W.
Airflow	15 25.5	CFM m <sup>3</sup> / hr	Airflow through the heatsink fins
Pressure Drop	0.331 82.4	Inches of H <sub>2</sub> O Pa	
ψ <sub>CA</sub>	0.299	°C/W	Mean + 3σ



**Table 2-6. Intel Reference Heatsink Performance Targets for the Dual-Core Intel Xeon Processor 5160**


Parameter	Maximum	Unit	Notes
Altitude	Sea-level	m	Heatsink designed at 0 meters
T <sub>LA</sub>	40	°C	
TDP	80	W	
<b>2U+ Reference Solution, Thermal Profile A</b>			
T <sub>CASE_MAX_A</sub>	60	°C	
T <sub>CASE_MAX</sub> @ P <sub>profile_min</sub>	50	°C	P <sub>profile_min</sub> = 36.8 W.
Airflow	27 45.9	CFM m <sup>3</sup> / hr	Airflow through the heatsink fins
Pressure Drop	0.182 45.3	Inches of H <sub>2</sub> O Pa	
ψ <sub>CA</sub>	0.236	°C/W	Mean + 3σ
<b>1U Reference Solution, Thermal Profile B</b>			
T <sub>CASE_MAX_B</sub> (Profile B)	65	°C	
T <sub>CASE_MAX</sub> @ P <sub>profile_min</sub> (Profile B)	50	°C	P <sub>profile_min</sub> = 27 W.
Airflow	15 25.5	CFM m <sup>3</sup> / hr	Airflow through the heatsink fins
Pressure Drop	0.331 82.4	Inches of H <sub>2</sub> O Pa	
ψ <sub>CA</sub>	0.299	°C/W	Mean + 3σ

*Note:* In case of conflict, the processor datasheet supersedes the information contained in the TMDG.

## 2.3 Characterizing Cooling Solution Performance Requirements

### 2.3.1 Fan Speed Control

Fan speed control (FSC) techniques to reduce system level acoustic noise are a common practice in server designs. The fan speed is one of the parameters that determine the amount of airflow provided to the thermal solution. Additionally, airflow is proportional to a thermal solution’s performance, which consequently determines the T<sub>CASE</sub> of the processor at a given power level. Since the T<sub>CASE</sub> of a processor is an important parameter in the long-term reliability of a processor, the FSC implemented in a system directly correlates to the processor’s ability to meet the Thermal Profile and hence the long-term reliability requirements. For this purpose, the parameter called T<sub>CONTROL</sub> as explained in Section 2.2.6, is to be used in FSC designs to ensure that the long-term reliability of the processor is met while keeping the system level acoustic noise down. Figure 2-12 depicts the relationship between T<sub>CONTROL</sub> and FSC methodology.

Figure 2-12.  $T_{CONTROL}$  and Fan Speed Control


Once the  $T_{CONTROL}$  value is determined as explained earlier, the DTS temperature reading from the processor can be compared to this  $T_{CONTROL}$  value. A fan speed control scheme can be implemented as described in Table 2-7 without compromising the long-term reliability of the processor.

 Table 2-7. Fan Speed Control,  $T_{CONTROL}$  and DTS Relationship

Condition	FSC Scheme
$DTS \leq T_{CONTROL}$	FSC can adjust fan speed to maintain $DTS = T_{CONTROL}$ (low acoustic region).
$DTS > T_{CONTROL}$	FSC should adjust fan speed to keep $T_{CASE}$ at or below the Thermal Profile specification (increased acoustic region).

There are many different ways of implementing fan speed control, including FSC based on processor ambient temperature, FSC based on processor Digital Thermal Sensor (DTS) temperature or a combination of the two. If FSC is based only on the processor ambient temperature, low acoustic targets can be achieved under low ambient temperature conditions. However, the acoustics cannot be optimized based on the behavior of the processor temperature. If FSC is based only on the Digital Thermal Sensor, sustained temperatures above  $T_{CONTROL}$  drives fans to maximum RPM. If FSC is based both on ambient and Digital Thermal Sensor, ambient temperature can be used to scale the fan RPM controlled by the Digital Thermal Sensor. This would result in an optimal acoustic performance. Regardless of which scheme is employed, system designers must ensure that the Thermal Profile specification is met when the processor Digital Thermal Sensor temperature exceeds the  $T_{CONTROL}$  value for a given processor.



### 2.3.2 Processor Thermal Characterization Parameter Relationships

The idea of a “thermal characterization parameter”,  $\Psi$  (psi), is a convenient way to characterize the performance needed for the thermal solution and to compare thermal solutions in identical conditions (heating source, local ambient conditions). A thermal characterization parameter is convenient in that it is calculated using total package power, whereas actual thermal resistance,  $\theta$  (theta), is calculated using actual power dissipated between two points. Measuring actual power dissipated into the heatsink is difficult, since some of the power is dissipated via heat transfer into the socket and board. Be aware, however, of the limitations of lumped parameters such as  $\Psi$  when it comes to a real design. Heat transfer is a three-dimensional phenomenon that can rarely be accurately and easily modeled by lump values.

The case-to-local ambient thermal characterization parameter value ( $\Psi_{CA}$ ) is used as a measure of the thermal performance of the overall thermal solution that is attached to the processor package. It is defined by the following equation, and measured in units of  $^{\circ}\text{C}/\text{W}$ :

$$\text{Equation 2-3. } \Psi_{CA} = (T_{\text{CASE}} - T_{\text{LA}}) / \text{TDP}$$

Where:

$\Psi_{CA}$  = Case-to-local ambient thermal characterization parameter ( $^{\circ}\text{C}/\text{W}$ ).

$T_{\text{CASE}}$  = Processor case temperature ( $^{\circ}\text{C}$ ).

$T_{\text{LA}}$  = Local ambient temperature in chassis at processor ( $^{\circ}\text{C}$ ).

**TDP** = TDP dissipation (W) (assumes all power dissipates through the integrated heat spreader (IHS)).

The case-to-local ambient thermal characterization parameter of the processor,  $\Psi_{CA}$ , is comprised of  $\Psi_{CS}$ , the TIM thermal characterization parameter, and of  $\Psi_{SA}$ , the sink-to-local ambient thermal characterization parameter:

$$\text{Equation 2-4. } \Psi_{CA} = \Psi_{CS} + \Psi_{SA}$$

Where:

$\Psi_{CS}$  = Thermal characterization parameter of the TIM ( $^{\circ}\text{C}/\text{W}$ ).


$\Psi_{SA}$  = Thermal characterization parameter from heatsink-to-local ambient ( $^{\circ}\text{C}/\text{W}$ ).

$\Psi_{CS}$  is strongly dependent on the thermal conductivity and thickness of the TIM between the heatsink and IHS.

$\Psi_{SA}$  is a measure of the thermal characterization parameter from the bottom of the heatsink to the local ambient air.  $\Psi_{SA}$  is dependent on the heatsink material, thermal conductivity, and geometry. It is also strongly dependent on the air velocity through the fins of the heatsink.

Figure 2-13 illustrates the combination of the different thermal characterization parameters.

Figure 2-13. Processor Thermal Characterization Parameter Relationships



### 2.3.2.1 Example

The cooling performance,  $\Psi_{CA}$ , is then defined using the principle of thermal characterization parameter described above:

- Define a target case temperature  $T_{CASE\_MAX}$  and corresponding TDP, given in the processor EMTS.
- Define a target local ambient temperature at the processor,  $T_{LA}$ .

The following provides an illustration of how one might determine the appropriate performance targets. The example power and temperature numbers used here are not related to any Intel processor thermal specifications, and are for illustrative purposes only.

Assume the datasheet TDP is 85 W and the case temperature specification is 68°C. Assume as well that the system airflow has been designed such that the local processor ambient temperature is 45°C. Then the following could be calculated using equation (2-3) from above:

$$\text{Equation 2-5. } \Psi_{CA} = (T_{CASE} - T_{LA}) / \text{TDP} = (68 - 45) / 85 = 0.27^{\circ}\text{C/W}$$

To determine the required heatsink performance, a heatsink solution provider would need to determine  $\Psi_{CS}$  performance for the selected TIM and mechanical load configuration. If the heatsink solution was designed to work with a TIM material performing at  $\Psi_{CS} \leq 0.05^{\circ}\text{C/W}$ , solving for equation (2-4) from above, the performance of the heatsink would be:

$$\text{Equation 2-6. } \Psi_{SA} = \Psi_{CA} - \Psi_{CS} = 0.27 - 0.05 = 0.22^{\circ}\text{C/W}$$

If the local processor ambient temperature is assumed to be 40°C, the same calculation can be carried out to determine the new case-to-ambient thermal resistance:



$$\text{Equation 2-7. } \Psi_{CA} = (T_{CASE} - T_{LA}) / TDP = (68 - 40) / 85 = 0.33 \text{ } ^\circ\text{C/W}$$

It is evident from the above calculations that, a reduction in the local processor ambient temperature has a significant positive effect on the case-to-ambient thermal resistance requirement.

## 2.3.3 Chassis Thermal Design Considerations

### 2.3.3.1 Chassis Thermal Design Capabilities and Improvements

One of the critical parameters in thermal design is the local ambient temperature assumption of the processor. Keeping the external chassis temperature fixed, internal chassis temperature rise is the only component that can affect the processor local ambient temperature. Every degree gained at the local ambient temperature directly translates into a degree relief in the processor case temperature.

Given the thermal targets for the processor, it is extremely important to optimize the chassis design to minimize the air temperature rise upstream to the processor ( $T_{rise}$ ), hence minimizing the processor local ambient temperature. Please refer to *T<sub>RISE</sub> Reduction Guidelines for Rack Servers and Workstations* for more details.

The heat generated by components within the chassis must be removed to provide an adequate operating environment for both the processor and other system components. Moving air through the chassis brings in air from the external ambient environment and transports the heat generated by the processor and other system components out of the system. The number, size and relative position of fans, vents and other heat generating components determine the chassis thermal performance, and the resulting ambient temperature around the processor. The size and type (passive or active) of the thermal solution and the amount of system airflow can be traded off against each other to meet specific system design constraints. Additional constraints are board layout, spacing, component placement, and structural considerations that limit the thermal solution size.

In addition to passive heatsinks, fan heatsinks and system fans, other solutions exist for cooling integrated circuit devices. For example, ducted blowers, heat pipes and liquid cooling are all capable of dissipating additional heat. Due to their varying attributes, each of these solutions may be appropriate for a particular system implementation.

To develop a reliable, cost-effective thermal solution, thermal characterization and simulation should be carried out at the entire system level, accounting for the thermal requirements of each component. In addition, acoustic noise constraints may limit the size, number, placement, and types of fans that can be used in a particular design.

## 2.4 Thermal/Mechanical Reference Design Considerations

### 2.4.1 Heatsink Solutions

#### 2.4.1.1 Heatsink Design Considerations

To remove the heat from the processor, three basic parameters should be considered:

- **The area of the surface on which the heat transfer takes place** - Without any enhancements, this is the surface of the processor package IHS. One method used to improve thermal performance is by attaching a heatsink to the IHS. A heatsink



can increase the effective heat transfer surface area by conducting heat out of the IHS and into the surrounding air through fins attached to the heatsink base.

- **The conduction path from the heat source to the heatsink fins** - Providing a direct conduction path from the heat source to the heatsink fins and selecting materials with higher thermal conductivity typically improves heatsink performance. The length, thickness, and conductivity of the conduction path from the heat source to the fins directly impact the thermal performance of the heatsink. In particular, the quality of the contact between the package IHS and the heatsink base has a higher impact on the overall thermal solution performance as processor cooling requirements become strict. Thermal interface material (TIM) is used to fill in the gap between the IHS and the bottom surface of the heatsink, and thereby improves the overall performance of the thermal stackup (IHS-TIM-Heatsink). With extremely poor heatsink interface flatness or roughness, TIM may not adequately fill the gap. The TIM thermal performance depends on its thermal conductivity as well as the pressure load applied to it. Refer to [Section 2.4.2](#) for further information on the TIM between the IHS and the heatsink base.
- **The heat transfer conditions on the surface on which heat transfer takes place** - Convective heat transfer occurs between the airflow and the surface exposed to the flow. It is characterized by the local ambient temperature of the air,  $T_{LA}$ , and the local air velocity over the surface. The higher the air velocity over the surface, the resulting cooling is more efficient. The nature of the airflow can also enhance heat transfer via convection. Turbulent flow can provide improvement over laminar flow. In the case of a heatsink, the surface exposed to the flow includes the fin faces and the heatsink base.

**An active heatsink** typically incorporates a fan that helps manage the airflow through the heatsink.

**Passive heatsink** solutions require in-depth knowledge of the airflow in the chassis. Typically, passive heatsinks see slower air speed. Therefore, these heatsinks are typically larger (and heavier) than active heatsinks due to the increase in fin surface required to meet a required performance. As the heatsink fin density (the number of fins in a given cross-section) increases, the resistance to the airflow increases: it is more likely that the air will travel around the heatsink instead of through it, unless air bypass is carefully managed. Using air-ducting techniques to manage bypass area is an effective method for maximizing airflow through the heatsink fins.

## 2.4.2 Thermal Interface Material

TIM application between the processor IHS and the heatsink base is generally required to improve thermal conduction from the IHS to the heatsink. Many thermal interface materials can be pre-applied to the heatsink base prior to shipment from the heatsink supplier and allow direct heatsink attach, without the need for a separate TIM dispense or attach process in the final assembly factory.

All thermal interface materials should be sized and positioned on the heatsink base in a way that ensures the entire processor IHS area is covered. It is important to compensate for heatsink-to-processor attach positional alignment when selecting the proper TIM size.

When pre-applied material is used, it is recommended to have a protective application tape over it. This tape must be removed prior to heatsink installation.



The TIM performance is susceptible to degradation (i.e. grease breakdown) during the useful life of the processor due to the temperature cycling phenomena. For this reason, the measured  $T_{CASE}$  value of a given processor can decrease over time depending on the type of TIM material.

Refer to [Section 2.4.7.2](#) for information on the TIM used in the Intel reference heatsink solution.

### 2.4.3 Summary

In summary, considerations in heatsink design include:

- The local ambient temperature  $T_{LA}$  at the heatsink, airflow (CFM), the power being dissipated by the processor, and the corresponding maximum  $T_{CASE}$ . These parameters are usually combined in a single lump cooling performance parameter,  $\Psi_{CA}$  (case to air thermal characterization parameter). More information on the definition and the use of  $\Psi_{CA}$  is given in [Section 2.4](#) and [Section 2.3.2](#).
- Heatsink interface (to IHS) surface characteristics, including flatness and roughness.
- The performance of the TIM used between the heatsink and the IHS.
- Surface area of the heatsink.
- Heatsink material and technology.
- Development of airflow entering and within the heatsink area.
- Physical volumetric constraints placed by the system.
- Integrated package/socket stackup height information is provided in the *LGA771 Socket Mechanical Design Guide*.

### 2.4.4 Assembly Overview of the Intel Reference Thermal Mechanical Design

The reference design heatsinks that meet the Dual-Core Intel Xeon Processor 5100 Series processors thermal performance targets are called the Common Enabling Kit (CEK) heatsinks, and are available in 1U, 2U, & 2U+ form factors. Each CEK consists of the following components:


- Heatsink (with captive standoff and screws)
- Thermal Interface Material (TIM)
- CEK Spring

#### 2.4.4.1 Geometric Envelope

The baseboard keepout zones on the primary and secondary sides and height restrictions under the enabling component region are shown in detail in [Appendix A](#). The overall volumetric keep in zone encapsulates the processor, socket, and the entire thermal/mechanical enabling solution.

### 2.4.4.2 Assembly Drawing

Figure 2-14. Exploded View of CEK Thermal Solution Components



The CEK reference thermal solution is designed to extend air-cooling capability through the use of larger heatsinks with minimal airflow blockage and bypass. CEK retention solution can allow the use of much heavier heatsink masses compared to the legacy limits by using a load path directly attached to the chassis pan. The CEK spring on the secondary side of the baseboard provides the necessary compressive load for the thermal interface material. The baseboard is intended to be isolated such that the dynamic loads from the heatsink are transferred to the chassis pan via the stiff screws and standoffs. This reduces the risk of package pullout and solder-joint failures.

The baseboard mounting holes for the CEK solution are at the same location as the hole locations used for previous Intel® Xeon® processor thermal solution. However, CEK assembly requires 10.16 mm [0.400 in.] large diameter holes to compensate for the CEK spring embosses.

The CEK solution is designed and optimized for a baseboard thickness range of 1.57 – 2.31 mm [0.062-0.093 in]. While the same CEK spring can be used for this board thickness range, the heatsink standoff height is different for a 1.57 mm [0.062 in] thick board than it is for a 2.31 mm [0.093 in] thick board. In the heatsink assembly, the standoff protrusion from the base of the heatsink needs to be 0.6 mm [0.024 in] longer for a 2.31 mm [0.093 in] thick board, compared to a 1.57 mm [0.062 in] thick board.



If this solution is intended to be used on baseboards that fall outside of this range, then some aspects of the design, including but not limited to the CEK spring design and the standoff heights, may need to change. Therefore, system designers need to evaluate the thermal performance and mechanical behavior of the CEK design on baseboards with different thicknesses.

Refer to [Appendix A](#) for drawings of the heatsinks and CEK spring. The screws and standoffs are standard components that are made captive to the heatsink for ease of handling and assembly.

Contact your Intel field sales representative for an electronic version of mechanical and thermal models of the CEK (Pro/Engineer\*, IGES and Icepak\*, Flotherm\* formats). Pro/Engineer\*, Icepak\* and Flotherm\* models are available on Intel Business Link (IBL).

**Note:** Intel reserves the right to make changes and modifications to the design as necessary.

**Note:** The thermal mechanical reference design for the Dual-Core Intel Xeon Processor 5100 Series was verified according to the Intel validation criteria given in [Appendix D.1](#). Any thermal mechanical design using some of the reference components in combination with any other thermal mechanical solution needs to be fully validated according to the customer criteria. Also, if customer thermal mechanical validation criteria differ from the Intel criteria, the reference solution should be validated against the customer criteria.


#### 2.4.4.3 Structural Considerations of CEK

As Intel explores methods of keeping thermal solutions within the air-cooling space, the mass of the thermal solutions is increasing. Due to the flexible nature (and associated large deformation) of baseboard-only attachments, Intel reference solutions, such as CEK, are now commonly using direct chassis attach (DCA) as the mechanical retention design. The mass of the new thermal solutions is large enough to require consideration for structural support and stiffening on the chassis. Intel has published a best know method (BKM) document that provides specific structural guidance for designing DCA thermal solutions. The document is titled *Chassis Strength and Stiffness Measurement and Improvement Guidelines for Direct Chassis Attach Solutions*.

#### 2.4.5 Thermal Solution Performance Characteristics

[Figure 2-15](#) and [Figure 2-16](#) show the performance of the 2U+ and 1U passive heatsinks, respectively. These figures show the thermal performance and the pressure drop through fins of the heatsink versus the airflow provided. The best-fit equations for these curves are also provided to make it easier for users to determine the desired value without any error associated with reading the graph.

Figure 2-15. 2U+ CEK Heatsink Thermal Performance



If other custom heatsinks are intended for use with the Dual-Core Intel® Xeon® Processor 5100 Series, they must support the following interface control requirements to be compatible with the reference mechanical components:

- **Requirement 1:** Heatsink assembly must stay within the volumetric keep-in.
- **Requirement 2:** Maximum mass and center of gravity.


Current maximum heatsink mass is 1000 grams [2.2 lbs] and the maximum center of gravity 3.81 cm [1.5 in.] above the bottom of the heatsink base.

- **Requirement 3:** Maximum and minimum compressive load.

Any custom thermal solution design must meet the loading specification as documented within this document, and should refer to the *Dual-Core Intel® Xeon® Processor 5100 Series Datasheet and LGA771 Socket Mechanical Design Guide* and for specific details on package/socket loading specifications.



Figure 2-16. 1U CEK Heatsink Thermal Performance



### 2.4.6 Thermal Profile Adherence

The 1U CEK Intel reference thermal solution is designed to meet the Thermal Profile for the Dual-Core Intel® Xeon® Processor 5148. From Table 2-4 the three-sigma (mean+3sigma) performance of the thermal solution is computed to be 0.299°C/W and the processor local ambient temperature (T<sub>LA</sub>) for this thermal solution is 40°C. Hence, the Thermal Profile equation for this thermal solution is calculated as:

**Equation 2-8.**  $y = 0.299x + 40$


where,

y = Processor T<sub>CASE</sub> value (°C)

x = Processor power value (W)

Table 2-17 below shows the comparison of this reference thermal solution's Thermal Profile to the Dual-Core Intel® Xeon® Processor 5148 Thermal Profile specification. The 1U CEK solution meets the Thermal Profile with 3.4°C margin at the lower end (P<sub>PROFILE\_MIN</sub>) and 6.0°C margin at the upper end (TDP). By designing to Thermal Profile, it is ensured that no measurable performance loss due to TCC activation is observed under the given environmental conditions.

Figure 2-17. 1U CEK Thermal Adherence to Dual-Core Intel Xeon Processor 5148 Thermal Profile



The 1U CEK Intel reference thermal solution is designed to meet the Thermal Profile for the Dual-Core Intel Xeon Processor 5110/5120/5130/5140/5150. From Table 2-5 the three-sigma (mean+3sigma) performance of the thermal solution is computed to be 0.299 °C/W and the processor local ambient temperature ( $T_{LA}$ ) for this thermal solution is 40 °C. Hence, the Thermal Profile equation for this thermal solution is calculated as:

**Equation 2-9.  $y = 0.299x + 40$**

where,


y = Processor  $T_{CASE}$  value (°C)

x = Processor power value (W)

Figure 2-18 below shows the comparison of this reference thermal solution's Thermal Profile to the Dual-Core Intel Xeon Processor 5110/5120/5130/5140/5150 Thermal Profile specification. The 1U CEK solution meets the Thermal Profile with 2.2°C margin at the lower end ( $P_{PROFILE\_MIN}$ ) and 5.6°C margin at the upper end (TDP). By designing to Thermal Profile, it is ensured that no measurable performance loss due to TCC activation is observed under the given environmental conditions.



**Figure 2-18. 1U CEK Thermal Adherence to Dual-Core Intel® Xeon® Processor 5110/5120/5130/5140/5150 Thermal Profile**



The 2U+ CEK Intel reference thermal solution is designed to meet the Thermal Profile A for the Dual-Core Intel Xeon Processor 5160. From Table 2-6, the three-sigma (mean+3sigma) performance of the thermal solution is computed to be 0.236°C/W and the processor local ambient temperature (T<sub>LA</sub>) for this thermal solution is 40°C. Hence, the Thermal Profile equation for this thermal solution is calculated as:

**Equation 2-10.  $y = 0.236x + 40$**


where,

y = Processor T<sub>CASE</sub> value (°C)

x = Processor power value (W)

**Figure 2-19** below shows the comparison of this reference thermal solution's Thermal Profile to the Dual-Core Intel® Xeon® Processor 5160 Thermal Profile A specification. The 2U+ CEK solution meets the Thermal Profile A with a 1.3°C margin at the lower end (P<sub>PROFILE\_MIN</sub>) and 1.1°C margin at the upper end (TDP). By designing to Thermal Profile A, it is ensured that no measurable performance loss due to TCC activation is observed under the given environmental conditions.

Figure 2-19. 2U+CEK Thermal Adherence to Dual-Core Intel Xeon Processor 5160 Thermal Profile A



The 1U CEK Intel reference thermal solution is designed to meet the Thermal Profile B for the Dual-Core Intel® Xeon® Processor 5160. From Table 2-6 the three-sigma (mean+3sigma) performance of the thermal solution is computed to be 0.299°C/W and the processor local ambient temperature ( $T_{LA}$ ) for this thermal solution is 40°C. Hence, the Thermal Profile equation for this thermal solution is calculated as:

**Equation 2-11.**  $y = 0.299x + 40$

where,


y = Processor  $T_{CASE}$  value (°C)

x = Processor power value (W)

Figure 2-20 below shows the comparison of this reference thermal solution’s Thermal Profile to the Dual-Core Intel® Xeon® Processor 5160 Thermal Profile B specification. The 1U CEK solution meets the Thermal Profile B with 1.9°C margin at the lower end ( $P_{PROFILE\_MIN}$ ) and 1.1°C margin at the upper end (TDP). However, as explained in Section 2.2.7, designing to Thermal Profile B results in increased TCC activation and measurable performance loss for the processor.



Figure 2-20. 1U CEK Thermal Adherence to Dual-Core Intel Xeon Processor 5160 Thermal Profile B




## 2.4.7 Components Overview

### 2.4.7.1 Heatsink with Captive Screws and Standoffs


The CEK reference heatsink uses snapped-fin technology for its design. It consists of a copper base and copper fins with Shin-Etsu\* G751 thermal grease as the TIM. The mounting screws and standoffs are also made captive to the heatsink base for ease of handling and assembly as shown in Figure 2-21 and Figure 2-22 for the 2U+ and 1U heatsinks, respectively.

Figure 2-21. Isometric View of the 2U+ CEK Heatsink



*Note:* Refer to Appendix A for more detailed mechanical drawings of the heatsink.

Figure 2-22. Isometric View of the 1U CEK Heatsink



**Note:** Refer to [Appendix A](#) for more detailed mechanical drawings of the heatsink.

The function of the standoffs is to provide a bridge between the chassis and the heatsink for attaching and load carrying. When assembled, the heatsink is rigid against the top of the standoff, and the standoff is rigid to a chassis standoff with the CEK spring firmly sandwiched between the two. In dynamic loading situations the standoff carries much of the heatsink load, especially in lateral conditions, when compared to the amount of load transmitted to the processor package. As such, it is comprised of steel. The distance from the bottom of the heatsink to the bottom of the standoff is 10.26 mm [0.404 in.] for a board thickness of 1.57 mm [0.062 in.]. The standoff will need to be modified for use in applications with a different board thickness, as defined in [Section 2.4.4.2](#).

The function of the screw is to provide a rigid attach method to sandwich the entire CEK assembly together, activating the CEK spring under the baseboard, and thus providing the TIM preload. A screw is an inexpensive, low profile solution that does not negatively impact the thermal performance of the heatsink due to air blockage. Any fastener (i.e. head configuration) can be used as long as it is of steel construction; the head does not interfere with the heatsink fins, and is of the correct length of 20.64 mm [0.8125 in.].

Although the CEK heatsink fits into the legacy volumetric keep-in, it has a larger footprint due to the elimination of retention mechanism and clips used in the older enabled thermal/mechanical components. This allows the heatsink to grow its base and fin dimensions, further improving the thermal performance. A drawback of this enlarged size and use of copper for both the base and fins is the increased weight of the heatsink. The retention scheme employed by CEK is designed to support heavy heatsinks (approximately up to 1000 grams) in cases of shock, vibration and installation as explained in [Appendix D](#). Some of the thermal and mechanical characteristics of the CEK heatsinks are shown in [Table 2-8](#).

Table 2-8. CEK Heatsink Thermal Mechanical Characteristics

Size	Height	Weight	Target Airflow Through Fins	Mean $\Psi_{ca}$	Standard Deviation $\Psi_{ca}$	Pressure Drop
	(mm) [in.]	(kg) [lbs]	(m <sup>3</sup> /hr) [CFM]	(°C/W)	(°C/W)	(Pa) [in H <sub>2</sub> O]
2U+	50.80 [2.00]	1.0 [2.2]	45.9 [27]	0.229	0.0024	45.3 [0.182]
1U	27.00 [1.06]	0.53 [1.2]	25.5 [15]	0.290	0.0028	82.4 [0.331]



### 2.4.7.2 Thermal Interface Material (TIM)

A TIM must be applied between the package and the heatsink to ensure thermal conduction. The CEK reference design uses Shin-Etsu\* G751 thermal grease.

The recommended grease dispenses weight to ensure full coverage of the processor IHS is given below. For an alternate TIM, full coverage of the entire processor IHS is recommended.

**Table 2-9. Recommended Thermal Grease Dispense Weight**

Processor	Minimum	Maximum	Units	Notes
TIM Dispense weight		400	mg	Shin-Etsu* G751. Dispense weight is an approximate target.
TIM loading provided by CEK	18 80	30 133	lbf N	Generated by the CEK.

It is recommended that you use thermally conductive grease. Thermally conductive grease requires special handling and dispense guidelines. The following guidelines apply to Shin-Etsu G751 thermal grease. For guidance with your specific application, please contact the vendor. Vendor information is provided in [Appendix E](#). The use of a semi-automatic dispensing system is recommended for high volume assembly to ensure an accurate amount of grease is dispensed on top of the IHS prior to assembly of the heatsink. A typical dispense system consists of an air pressure and timing controller, a hand held output dispenser, and an actuation foot switch. Thermal grease in cartridge form is required for dispense system compatibility. A precision scale with an accuracy of  $\pm 5$  mg is recommended to measure the correct dispense weight and set the corresponding air pressure and duration. The IHS surface should be free of foreign materials prior to grease dispense.

Additional recommendations include recalibrating the dispense controller settings after any two hour pause in grease dispense. The grease should be dispensed just prior to heatsink assembly to prevent any degradation in material performance. Finally, the thermal grease should be verified to be within its recommended shelf life before use.

The CEK reference solution is designed to apply a compressive load of up to 200 N [45 lbf] on the TIM to improve the thermal performance.

### 2.4.7.3 CEK Spring

The CEK spring, which is attached on the secondary side of the baseboard, is made from 0.80 mm [0.0315 in.] thick 301 stainless steel half hard. Any future versions of the spring will be made from a similar material. The CEK spring has four embosses which, when assembled, rest on the top of the chassis standoffs. The CEK spring is located between the chassis standoffs and the heatsink standoffs. The purpose of the CEK spring is to provide compressive preload at the TIM interface when the baseboard is pushed down upon it. This spring does not function as a clip of any kind. The two tabs on the spring are used to provide the necessary compressive preload for the TIM when the whole solution is assembled. The tabs make contact on the secondary side of the baseboard. In order to avoid damage to the contact locations on the baseboard, the tabs are insulated with a 0.127 mm [0.005 in.] thick Kapton\* tape (or equivalent). [Figure 2-23](#) shows an isometric view of the CEK spring design.

Figure 2-23. CEK Spring Isometric View





Figure 2-24. Isometric View of CEK Spring Attachment to the Base Board



Please refer to [Appendix A](#) for more detailed mechanical drawings of the CEK spring. Also, the baseboard keepout requirements shown in [Appendix A](#) must be met to use this CEK spring design.

### 2.4.8 Boxed Active Thermal Solution for the Dual-Core Intel Xeon Processor 5100 Series

Intel will provide a 2U passive and a 1U passive / active heatsink solution for the boxed Dual-Core Intel Xeon Processor 5100 Series. This active heatsink solution is primarily designed to be used in a pedestal chassis where sufficient air inlet space is present and side directional airflow is not an issue. This active heatsink solution consists of a 4 wire PWM fan and a 1U passive heatsink compatible with 1U form factors both mechanically and thermally. These solutions are intended for system integrators who build systems




from components available through distribution channels. The retention solution used for these products is called the CEK. The CEK base is compatible with all the heatsink solutions.

Figure 2-25 provides a representation of the active CEK solution. This design is based on a 4-pin PWM PECEI/DTS controlled active fan heatsink solution. PWM (Pulse Width Modulation also synonymous with Pulse Duration Modulation PDM) is a modulation in which the duration of pulse is varied in accordance with some characteristic of the modulating signal. This new solution is being offered to help provide better control over pedestal chassis acoustics. This is achieved through accurate measurement of processor temperature through the processor's Digital Thermal Sensor (DTS) temperature. Fan RPM is modulated through the use of an ASIC (Application Specific Integrated Circuit) located on the serverboard, that sends out a PWM control signal to the 4<sup>th</sup> pin of the connector labeled as Control.

This heatsink solution also requires a constant +12 V supplied to pin 2 and does not support variable voltage control or 3-pin PWM control. If no PWM signal is detected on the 4<sup>th</sup> pin this heatsink solution will revert back to thermistor control mode, supporting both the 4-wire PWM and standard 3-wire ambient air control methods.

The active heatsink solution will not exceed a mass of approximately 1050 grams. Note that this is per processor, so a dual processor system will have up to approximately 2100 grams total mass in the heatsinks. This large mass will require a minimum chassis stiffness to be met in order to withstand force during shock and vibration.

**Figure 2-25. Boxed Active CEK Heatsink Solutions with PWM/DTS Control (Representation Only)**



Clearance is required around the heatsink to ensure unimpeded airflow for proper cooling. The physical baseboard keepout requirements for the active solution are the same as the passive CEK solution shown in Appendix A. Refer to Figure A-18 through Figure A-20 for additional details on the active CEK thermal solution volumetrics.

#### 2.4.8.1 Fan Power Supply

The active heatsink includes a fan, which requires a +12 V power supply. Platforms must provide a matched fan power header to support the boxed processor. Table 2-10 contains specifications for the input and output signals at the heatsink fan connector.

The fan outputs a SENSE signal, an open-collector output, which pulses at a rate of two pulses per fan revolution. A baseboard pull-up resistor provides VCC to match the baseboard-mounted fan speed monitor requirements, if applicable. Use of the SENSE signal is optional. If the SENSE signal is not used, pin 3 of the connector should be tied to GND.

It is recommended that a 4 pin fan header be used on the baseboard, in addition to, a control ASIC that can send a PWM signal to the active fan heatsink solution on the 4<sup>th</sup> pin, at a nominal 25 KHz frequency. If a 3-pin CPU fan header is used instead, the active fan heatsink solution will revert back to an automatic ambient air temperature control mode.


The fan power header on the baseboard must be positioned to allow the fan heatsink power cable to reach it. The fan power header identification and location must be documented in the supplier's platform documentation, or on the baseboard itself. The baseboard fan power header should be positioned within 177.8 mm [7 in.] from the center of the processor socket.

**Table 2-10. Fan Specifications (Boxed 4-wire PWM/DTS Heatsink Solution)**

Description	Min	Typ Steady	Max Steady	Max Startup	Unit	Notes
+12V: 12 Volt Fan Power Supply	10.8	12	12	13.2	V	
IC: Fan Current Draw	N/A	1.25	1.5	1.5	A	
SENSE: SENSE Frequency	2	2	2	2	Pulses per fan revolution	1

*Note:* System board should pull this pin up to V<sub>CC</sub> with a resistor.

**Figure 2-26. Fan Cable Connection (Active CEK)**



**Table 2-11. Fan Cable Connector Pin Out (Active CEK)**

Pin Number	Signal	Color
1	Ground (Constant)	Black
2	Power (+12 V)	Yellow
3	Signal: 2 pulses per revolution	Green
4	Control 21 KHz - 28 KHz	Blue

#### 2.4.8.2 Systems Considerations Associated with the Active CEK

This heatsink was designed to help pedestal chassis users to meet the processor thermal requirements without the use of chassis ducting. It may be necessary to implement some form of chassis air guide or air duct to meet the T<sub>LA</sub> temperature of 40 °C depending on the pedestal chassis layout. Also, while the active heatsink solution is designed to mechanically fit into a 2U chassis, it may require additional space at the top of the heatsink to allow sufficient airflow into the heatsink fan. Therefore, additional



design criteria may need to be considered if this heatsink is used in a 2U rack mount chassis, or in a chassis that has drive bay obstructions above the inlet to the fan heatsink.

Thermal Profile A should be used to help determine the thermal performance of the platform. The primary recommended control method for this solution is using pulse width modulation control. This control method requires the motherboard provide the correct PWM duty cycle to the active fan heatsink solution to properly follow the thermal profile. If no PWM signal is detected the active heatsink solution will default back to a thermistor controlled mode and the fan will automatically adjust fan RPM to meet the thermal profile.

It is critical to supply a constant +12 V to the fan header so that the active CEK heatsink solution can operate properly. If a system board has a jumper setting to select either a constant +12 V power to the fan header or a variable voltage, it is strongly recommended that the jumper be set by default to the constant +12 V setting.

It is recommended that the ambient air temperature outside of the chassis be kept at or below 35 °C. The air passing directly over the processor heatsink should not be preheated by other system components. Meeting the processor's temperature specification is the responsibility of the system integrator.

### 2.4.8.3 Boxed Processor Contents

A direct chassis attach method must be used to avoid problems related to shock and vibration, due to the weight of the heatsink required to cool the processor. The board must not bend beyond specification in order to avoid damage. The boxed processor contains the components necessary to solve both issues. The boxed processor will include the following items:

- Dual-Core Intel Xeon Processor 5100 Series
- Unattached heatsink solution
- 4 screws, 4 springs, and 4 heatsink standoffs (all captive to the heatsink)
- Thermal Interface Material (pre-applied on heatsink)
- Installation Manual
- Intel Inside® logo

The other items listed in [Figure 2-14](#) that are required to complete this solution will be shipped with either the chassis or boards. They are as follows:

- CEK Spring (supplied by baseboard vendors)
- Heatsink standoffs (supplied by chassis vendors)

## §





# A Mechanical Drawings

The mechanical drawings included in this appendix refer to the thermal mechanical enabling components for the Dual-Core Intel Xeon Processor 5100 Series.

**Note:** Intel reserves the right to make changes and modifications to the design as necessary.

**Table A-1. Mechanical Drawing List**

Drawing Description	Figure Number
"2U CEK Heatsink (Sheet 1 of 4)"	Figure A-1
"2U CEK Heatsink (Sheet 2 of 4)"	Figure A-2
"2U CEK Heatsink (Sheet 3 of 4)"	Figure A-3
"2U CEK Heatsink (Sheet 4 of 4)"	Figure A-4
"CEK Spring (Sheet 1 of 3)"	Figure A-5
"CEK Spring (Sheet 2 of 3)"	Figure A-6
"CEK Spring (Sheet 3 of 3)"	Figure A-7
"Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 1 of 6)"	Figure A-8
"Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 2 of 6)"	Figure A-9
"Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 3 of 6)"	Figure A-10
"Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 4 of 6)"	Figure A-11
"Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 5 of 6)"	Figure A-12
"Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 6 of 6)"	Figure A-13
"1U CEK Heatsink (Sheet 1 of 4)"	Figure A-14
"1U CEK Heatsink (Sheet 2 of 4)"	Figure A-15
"1U CEK Heatsink (Sheet 3 of 4)"	Figure A-16
"1U CEK Heatsink (Sheet 4 of 4)"	Figure A-17
"Active CEK Thermal Solution Volumetric (Sheet 1 of 3)"	Figure A-18
"Active CEK Thermal Solution Volumetric (Sheet 2 of 3)"	Figure A-19
"Active CEK Thermal Solution Volumetric (Sheet 3 of 3)"	Figure A-20





Figure A-2. 2U CEK Heatsink (Sheet 2 of 4)




Figure A-3. 2U CEK Heatsink (Sheet 3 of 4)






Figure A-4. 2U CEK Heatsink (Sheet 4 of 4)




Figure A-5. CEK Spring (Sheet 1 of 3)






Figure A-6. CEK Spring (Sheet 2 of 3)








Figure A-8. Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 1 of 6)








Figure A-10. Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 3 of 6)




Figure A-11. Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 4 of 6)






Figure A-12. Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 5 of 6)




Figure A-13. Baseboard Keepout Footprint Definition and Height Restrictions for Enabling Components (Sheet 6 of 6)






Figure A-14. 1U CEK Heatsink (Sheet 1 of 4)












Figure A-18. Active CEK Thermal Solution Volumetric (Sheet 1 of 3)





Figure A-19. Active CEK Thermal Solution Volumetric (Sheet 2 of 3)









# B Heatsink Clip Load Methodology

---

## B.1 Overview

This section describes a procedure for measuring the load applied by the heatsink/clip/fastener assembly on a processor package.

This procedure is recommended to verify the preload is within the design target range for a design, and in different situations. For example:

- Heatsink preload for the LGA771 socket.
- Quantify preload degradation under bake conditions.

**Note:** This document reflects the current metrology used by Intel. Intel is continuously exploring new ways to improve metrology. Updates will be provided later as this document is revised as appropriate.

## B.2 Test Preparation

### B.2.1 Heatsink Preparation

Three load cells are assembled into the base of the heatsink under test, in the area interfacing with the processor Integrated Heat Spreader (IHS), using load cells equivalent to those listed in [Section B.2.2](#).

To install the load cells, machine a pocket in the heatsink base, as shown in [Figure B-1](#) and [Figure B-2](#). The load cells should be distributed evenly, as close as possible to the pocket walls. Apply wax around the circumference of each load cell and the surface of the pocket around each cell to maintain the load cells in place during the heatsink installation on the processor and motherboard.

The depth of the pocket depends on the height of the load cell used for the test. It is necessary that the load cells protrude out of the heatsink base. However, this protrusion should be kept minimal, as it will create an additional load offset since the heatsink base is artificially raised. The measurement load offset depends on the whole assembly stiffness (that is, motherboard, clip, fastener, and so forth). For example, the Dual-Core Intel Xeon Processor 5100 Series CEK Reference Heatsink Design clip and fasteners assembly have a stiffness of around 160 N/mm [915 lb/in]. If the resulting protrusion is 0.038 mm [0.0015"], then an extra load of 6.08 N [1.37 lb] will be created, and will need to be subtracted from the measured load. [Figure B-3](#) shows an example using the Dual-Core Intel Xeon Processor 5100 Series CEK Reference Heatsink designed for the Dual-Core Intel Xeon Processor 5100 Series in the 771-land grid array (LGA) package.

**Note:** When optimizing the heatsink pocket depth, the variation of the load cell height should also be taken into account to make sure that all load cells protrude equally from the heatsink base. It may be useful to screen the load cells prior to installation to minimize variation.

### Alternate Heatsink Sample Preparation

As just mentioned, making sure that the load cells have minimum protrusion out of the heatsink base is paramount to meaningful results. An alternate method to make sure that the test setup will measure loads representative of the non-modified design is:

- Machine the pocket in the heatsink base to a depth such that the tips of the load cells are just flush with the heatsink base.
- Then machine back the heatsink base by around 0.25 mm [0.01"], so that the load cell tips protrude beyond the base.

Proceeding this way, the original stack height of the heatsink assembly should be preserved. This should not affect the stiffness of the heatsink significantly.

**Figure B-1. Load Cell Installation in Machined Heatsink Base Pocket -- Bottom View**




Figure B-2. Load Cell Installation in Machined Heatsink Base Pocket -- Side View





Figure B-3. Preload Test Configuration





### B.2.2 Typical Test Equipment

For the heatsink clip load measurement, use equivalent test equipment to the one listed Table B-1.

Table B-1. Typical Test Equipment

Item	Description	Part Number (Model)
Load cell Notes: 1, 5	Honeywell*-Sensotec* Model 13 subminiature load cells, compression only Select a load range depending on load level being tested. <a href="http://www.sensotec.com">www.sensotec.com</a>	AL322BL
Data Logger (or scanner) Notes: 2, 3, 4	Vishay* Measurements Group Model 6100 scanner with a 6010A strain card (one card required per channel).	Model 6100

**Notes:**

1. Select load range depending on expected load level. It is usually better, whenever possible, to operate in the high end of the load cell capability. Check with your load cell vendor for further information.
2. Since the load cells are calibrated in terms of mV/V, a data logger or scanner is required to supply 5 volts DC excitation and read the mV response. An automated model will take the sensitivity calibration of the load cells and convert the mV output into pounds.
3. With the test equipment listed above, it is possible to automate data recording and control with a 6101-PCI card (GPIB) added to the scanner, allowing it to be connected to a PC running LabVIEW\* or Vishay's StrainSmart\* software.
4. **IMPORTANT:** In addition to just a zeroing of the force reading at no applied load, it is important to calibrate the load cells against known loads. Load cells tend to drift. Contact your load cell vendor for calibration tools and procedure information.
5. When measuring loads under thermal stress (bake for example), load cell thermal capability must be checked, and the test setup must integrate any hardware used along with the load cell. For example, the Model 13 load cells are temperature compensated up to 71°C, as long as the compensation package (spliced into the load cell's wiring) is also placed in the temperature chamber. The load cells can handle up to 121 °C (operating), but their uncertainty increases according to 0.02% rdg/°F.

### B.2.3 Test Procedure Examples

The following sections give two examples of load measurement. However, this is not meant to be used in mechanical shock and vibration testing.

Any mechanical device used along with the heatsink attach mechanism will need to be included in the test setup (i.e., back plate, attach to chassis, and so forth).

Prior to any test, make sure that the load cell has been calibrated against known loads, following load cell vendor's instructions.

### B.2.4 Time-Zero, Room Temperature Preload Measurement

1. Pre-assemble mechanical components on the board as needed prior to mounting the motherboard on an appropriate support fixture that replicate the board attach to a target chassis.  
For example: If the attach mechanism includes fixtures on the back side of the board, those must be included, as the goal of the test is to measure the load provided by the actual heatsink mechanism.
2. Install the test vehicle in the socket.
3. Assemble the heatsink reworked with the load cells to motherboard as shown for the Dual-Core Intel Xeon Processor 5100 Series CEK-reference heatsink example in Figure B-3, and actuate attach mechanism.
4. Collect continuous load cell data at 1 Hz for the duration of the test. A minimum time to allow the load cell to settle is generally specified by the load cell vendors



(often on the order of 3 minutes). The time zero reading should be taken at the end of this settling time.

5. Record the preload measurement (total from all three load cells) at the target time and average the values over 10 seconds around this target time as well, i.e. in the interval for example over [target time – 5 seconds; target time + 5 seconds].

### **B.2.5 Preload Degradation under Bake Conditions**

This section describes an example of testing for potential clip load degradation under bake conditions.

1. Preheat thermal chamber to target temperature (45 °C or 85 °C for example).
2. Repeat time-zero, room temperature preload measurement.
3. Place unit into preheated thermal chamber for specified time.
4. Record continuous load cell data as follows:  
Sample rate = 0.1 Hz for first 3 hrs  
Sample rate = 0.01 Hz for the remainder of the bake test
5. Remove assembly from thermal chamber and set into room temperature conditions
6. Record continuous load cell data for next 30 minutes at sample rate of 1 Hz.

§





# C Safety Requirements

---

Heatsink and attachment assemblies shall be consistent with the manufacture of units that meet the safety standards:

1. UL Recognition-approved for flammability at the system level. All mechanical and thermal enabling components must be a minimum UL94V-2 approved.
2. CSA Certification. All mechanical and thermal enabling components must have CSA certification.
3. Heatsink fins must meet the test requirements of UL1439 for sharp edges.

## S





# D Quality and Reliability Requirements

---

## D.1 Intel Verification Criteria for the Reference Designs

### D.1.1 Reference Heatsink Thermal Verification

The Intel reference heatsinks will be verified within specific boundary conditions using a TTV and the methodology described in the *Intel® Xeon® Processor Family Thermal Test Vehicle User's Guide*.

The test results, for a number of samples, are reported in terms of a worst-case mean +  $3\sigma$  value for thermal characterization parameter using real processors (based on the TTV correction offset).

### D.1.2 Environmental Reliability Testing

#### D.1.2.1 Structural Reliability Testing

The Intel reference heatsinks will be tested in an assembled condition, along with the LGA771 Socket. Details of the Environmental Requirements, and associated stress tests, can be found in the *LGA771 Socket Mechanical Design Guide*.

The use condition environment definitions provided in [Table D-1](#) are based on speculative use condition assumptions, and are provided as examples only.



Table D-1. Use Conditions Environment

Use Environment	Speculative Stress Condition	Example Use Condition	Example 7-Yr Stress Equiv.	Example 10-Yr Stress Equiv.														
Shipping and Handling	<u>Mechanical Shock</u> <ul style="list-style-type: none"> <li>System-level</li> <li>Unpackaged</li> <li>Trapezoidal</li> <li>25 g</li> <li>velocity change is based on packaged weight</li> </ul>	Total of 12 drops per system: <ul style="list-style-type: none"> <li>2 drops per axis</li> <li>± direction</li> </ul>	n/a	n/a														
	<table border="1"> <tr> <th>Product Weight (lbs)</th> <th>Non-palletized Product Velocity Change<sup>†</sup> (in/sec)</th> </tr> <tr> <td>&lt; 20 lbs</td> <td>250</td> </tr> <tr> <td>20 to &gt; 40</td> <td>225</td> </tr> <tr> <td>40 to &gt; 80</td> <td>205</td> </tr> <tr> <td>80 to &lt; 100</td> <td>175</td> </tr> <tr> <td>100 to &lt; 120</td> <td>145</td> </tr> <tr> <td>≥120</td> <td>125</td> </tr> </table>	Product Weight (lbs)	Non-palletized Product Velocity Change <sup>†</sup> (in/sec)	< 20 lbs	250	20 to > 40	225	40 to > 80	205	80 to < 100	175	100 to < 120	145	≥120	125			
	Product Weight (lbs)	Non-palletized Product Velocity Change <sup>†</sup> (in/sec)																
< 20 lbs	250																	
20 to > 40	225																	
40 to > 80	205																	
80 to < 100	175																	
100 to < 120	145																	
≥120	125																	
<sup>†</sup> Change in velocity is based upon a 0.5 coefficient of restitution.																		
Shipping and Handling	<u>Random Vibration</u> <ul style="list-style-type: none"> <li>System Level</li> <li>Unpackaged</li> <li>5 Hz to 500 Hz</li> <li>2.20 g RMS random</li> <li>5 Hz @ .001 g<sup>2</sup>/Hz to 20 Hz @ 0.01 g<sup>2</sup>/Hz (slope up)</li> <li>20 Hz to 500 Hz @ 0.01 g<sup>2</sup>/Hz (flat)</li> <li>Random control limit tolerance is ± 3 dB</li> </ul>	<u>Total per system:</u> <ul style="list-style-type: none"> <li>10 minutes per axis</li> <li>3 axes</li> </ul>	n/a	n/a														

**Note:** In the case of a discrepancy, information in the most recent LGA771 Socket Mechanical Design Guidelines supersedes that in the Table D-1 above.

**D.1.2.2 Recommended Test Sequence**

Each test sequence should start with components (that is, baseboard, heatsink assembly, and so forth) that have not been previously submitted to any reliability testing.

The test sequence should always start with a visual inspection after assembly, and BIOS/Processor/memory test. The stress test should be then followed by a visual inspection and then BIOS/Processor/memory test.

**D.1.2.3 Post-Test Pass Criteria**

The post-test pass criteria are:

1. No significant physical damage to the heatsink and retention hardware.



2. Heatsink remains seated and its bottom remains mated flatly against the IHS surface. No visible gap between the heatsink base and processor IHS. No visible tilt of the heatsink with respect to the retention hardware.
3. No signs of physical damage on baseboard surface due to impact of heatsink.
4. No visible physical damage to the processor package.
5. Successful BIOS/Processor/memory test of post-test samples.
6. Thermal compliance testing to demonstrate that the case temperature specification can be met.

#### D.1.2.4 Recommended BIOS/Processor/Memory Test Procedures

This test is to ensure proper operation of the product before and after environmental stresses, with the thermal mechanical enabling components assembled. The test shall be conducted on a fully operational baseboard that has not been exposed to any battery of tests prior to the test being considered.

Testing setup should include the following components, properly assembled and/or connected:

- Appropriate system baseboard.
- Processor and memory.
- All enabling components, including socket and thermal solution parts.

The pass criterion is that the system under test shall successfully complete the checking of BIOS, basic processor functions and memory, without any errors. *Intel PC Diags* is an example of software that can be utilized for this test.

#### D.1.3 Material and Recycling Requirements

Material shall be resistant to fungal growth. Examples of non-resistant materials include cellulose materials, animal and vegetable based adhesives, grease, oils, and many hydrocarbons. Synthetic materials such as PVC formulations, certain polyurethane compositions (e.g. polyester and some polyethers), plastics which contain organic fillers of laminating materials, paints, and varnishes also are susceptible to fungal growth. If materials are not fungal growth resistant, then MIL-STD-810E, Method 508.4 must be performed to determine material performance.

Material used shall not have deformation or degradation in a temperature life test.

Any plastic component exceeding 25 grams should be recyclable per the European Blue Angel recycling standards.

The following definitions apply to the use of the terms lead-free, Pb-free, and RoHS compliant.

**Lead-free and Pb-free:** Lead has not been intentionally added, but lead may still exist as an impurity below 1000 ppm.

**RoHS compliant:** Lead and other materials banned in RoHS Directive are either (1) below all applicable substance thresholds as proposed by the EU or (2) an approved/pending exemption applies.

**Note:** RoHS implementing details are not fully defined and may change.

§





# E Enabled Suppliers Information

## E.1 Supplier Information

### E.1.1 Intel Enabled Suppliers

The Intel reference enabling solution for Dual-Core Intel Xeon Processor 5100 Series is preliminary. The Intel reference solutions have not been verified to meet the criteria outlined in [Appendix D](#). Customers can purchase the Intel reference thermal solution components from the suppliers listed in [Table E-1](#).

For additional details, please refer to the Dual-Core Intel Xeon Processor 5100 Series thermal mechanical enabling components drawings in [Appendix A](#).

**Table E-1. Suppliers for the Dual-Core Intel Xeon Processor 5100 Series Intel Reference Solution (Sheet 1 of 2)**

Assembly	Component	Description	Development Suppliers	Supplier Contact Info
<b>CEK771-01-2U (for 2U, 2U+)</b>	CEK Heatsinks  Intel Reference Heatsink p/n C61708 rev03  - or -  Intel Boxed Heatsink p/n D36871	Copper Fin, Copper Base    includes PCM45F TIM+cover	Fujikura CNDA 1242012 (stacked fin)	Fujikura America Ash Ooe a_ooe@fujikura.com 408-748-6991  Fujikura Taiwan Branch Yao-Hsien Huang yeohsien@fujikuratw.com.tw 886(2)8788-4959
	CEK Heatsink  Intel Boxed Heatsink p/n D36871	Copper Fin, Copper Base   includes PCM45F TIM+cover	Furukawa CNDA 65755 (Crimped fin)	Furukawa America Timothy Yu yu@FurukawaAmerica.com 408-345-1528  Furukawa Taiwan Branch Johnson Tseng Johnson@tfe.com.tw (02)2563-8148x15
	Thermal Interface Material	Grease	Shin-Etsu G751 CNDA 75610	Donna Hartigan (480) 893-8898
	CEK Spring for CEK771  Intel p/n D13646 rev04	Stainless Steel 301, Kapton* Tape on Reinforced Spring Fingers	AVC CNDA 2085011	David Chao 886-2-22996390 x619 david_chao@avc.com.tw



**Table E-1. Suppliers for the Dual-Core Intel Xeon Processor 5100 Series Intel Reference Solution (Sheet 2 of 2)**

Assembly	Component	Description	Development Suppliers	Supplier Contact Info
<b>CEK771-01-1U (for 1U)</b>	CEK Heatsink  Intel p/n C90546 rev02	Copper Fin, Copper Base	Fujikura CNDA 1242012 (stacked fin)	Fujikura America Ash Ooe a_ooe@fujikura.com 408-748-6991  Fujikura Taiwan Branch Yao-Hsien Huang yeohsien@fujikuratw.com.tw 886(2)8788-4959
	Thermal Interface Material	See CEK771-2U-01		
	CEK Spring for CEK771	See CEK771-2U-01		

### E.1.2 Additional Enabled Suppliers

The Intel enabled solutions for Dual-Core Intel Xeon Processor 5100 Series are preliminary. The Intel enabled solutions have not been verified to meet the criteria outlined in [Appendix D](#). Customers can purchase the Intel enabled thermal solution components from the suppliers listed in [Table E-1](#).

For additional details, please refer to the Dual-Core Intel Xeon Processor 5100 Series thermal mechanical enabling components drawings in [Appendix A](#).

**Table E-2. Suppliers of Alternative Thermal Solutions for the Dual-Core Intel Xeon Processor 5100 Series**

Assembly	Component	Description	Development Suppliers	Supplier Contact Info
2U Heatsink	Alternative CEK Heatsink	Copper Fin, Copper Base	AVC CNDA AP5281 (stacked fin)	David Chao david_chao@avc.com.tw 886-2022996930x7619  Jeff Brown (North America) jb@avcamerica.com 310-783-5442
			Aavid Thermalloy CNDA #2525071	David Huang huang@aavid.com 603-223-1724  Frank Hsue frank.hsu@aavid.com.tw 886-2-26989888 x306
			CCI (Chaun-Choung Technology Co. Ltd. CNDA #8747572	Monica Chih monica_chih@ccic.com.tw 886-2-29952666 EXT 292  Hary Lin 714-739-5797 ackinc@aol.com
			Auras CNDA #5779699	Stephen Lee stephen_lee@auras.com.tw +886-937-183-194



**Table E-2. Suppliers of Alternative Thermal Solutions for the Dual-Core Intel Xeon Processor 5100 Series**

Assembly	Component	Description	Development Suppliers	Supplier Contact Info
1U Heatsink	Alternative CEK Heatsink	Copper Fin, Copper Base	AVC CNDA AP5281	David Chao david_chao@avc.com.tw 886-2022996930x7619  Jeff Brown (North America) jb@avcamerica.com 310-783-5442
			ADDA CNDA AP1249	Jomei jomei@adda.com.tw 886-2-82212252x209
			CCI CNDA 8747572	Monica Chih monica_chih@ccic.com.tw 886-2-29952666 EXT 292  Hary Lin 714-739-5797 ackinc@aol.com
			Auras CNDA #5779699	Stephen Lee stephen_lee@auras.com.tw +886-937-183-194
			CoolerMaster CNDA #7425225	Helen Wen helena_wan@coolermaster.com.tw +886 (2) 3234-0050 x235
			ThermalTake CNDA #7429482	Vic Chan vic@thermaltake.com +866 (2) 2662-6501 x213

**S**

