Intel's 45nm CMOS Technology

Managing Process Variation in Intel's 45nm CMOS Technology

REFERENCES

[1] S. Borkar, "Designing reliable systems from unreliable components: the challenges of transistor variability and degradation." IEEE Microelectronics, Volume 26, Issue 6, November–December 2005, pp. 10–16.

[2] S. Springer et al., "Modeling of Variation in Submicrometer CMOS ULSI Technologies." IEEE Transactions on Electron Devices, Volume 53, Issue 9, September 2006, pp. 2168–78.

[3] W. Shockley, "Problems related to p-n junctions in silicon." Solid-State Electronics, Volume 2, January 1961, pp. 35–67.

[4] R. W. Keyes, "Effect of randomness in the distribution of impurity ions on FET thresholds in integrated electronics." IEEE Journal Solid-State Circuits, Volume SSC-10, Issue 4, August 1975, pp. 245–247.

[5] W. Schemmert, G. Zimmer, "Threshold-voltage sensitivity of ion-implanted m.o.s. transistors due to process variations." Electronics Letters, Volume 10, Issue 9, May 2, 1974, pp. 151–152.

[6] Yokoyama, K.; Yoshii, A.; Horiguchi, S., "Threshold- Sensitivity Minimization of Short-Channel MOSFET's by Computer Simulation." IEEE Journal of Solid-State Circuits, Volume 15, Issue 4, August 1980, pp. 574–579.

[7] Alvarez, A.R.; Akers, L.A.; "Monte Carlo analysis of sensitivity of threshold voltage in small geometry MOSFETs." Electronics Letters, Volume 18, Issue 1, January 7, 1982, pp. 42–43.

[8] Z. Lin, C.J. Spanos, L.S. Milor, and Y.T. Lin, "Circuit sensitivity to interconnect variation." IEEE Transactions on Semiconductor Manufacturing, Volume 11, Issue 4, November 1998, pp. 557–568.

[9] K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, "Characterisation and modeling of mismatch in MOS transistors for precision analogue design." IEEE Journal Solid-State Circuits, Volume SSC-21, Issue 6, December 1986, pp. 1057–1066.

[10] T. Mizuno, J. Okamura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFETs." IEEE Transactions on Electron Devices, Volume 41, Issue. 11, November 1994, pp. 2216–2221.

[11] J. T. Horstmann, U. Hilleringmann, and K. F. Goser, "Matching analysis of deposition defined 50-nm MOSFETs." IEEE Transactions on Electron Devices, Volume 45, Issue 1, January 1997, pp. 299–306.

[12] P. Stolk, F. Widdershoven and D. Klaassen, "Modeling statistical dopant fluctuations in MOS transistors." IEEE Transactions on Electron Devices, Volume 45, Issue 9, September 1998, pp. 1960–1971.

[13] H. Mahmoodi, S. Mukhopadhyay and K. Roy, "Estimation of delay variations due to random-dopant fluctuations in nanoscale CMOS circuits." IEEE Journal of Solid State Circuits, Volume 40, Issue 9, September 2005, pp. 1787–1795.

[14] Takeuchi, K. et al., "Understanding Random Threshold Voltage Fluctuation by Comparing Multiple Fabs and Technologies." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2007, pp. 467–470.

[15] A. Asenov, "Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's: A 3-D "atomistic simulation study." IEEE Transactions on Electron Devices, Volume 45, Issue 12, December 1998, pp. 2505–2513.

[16] H. Yang; Macary et al., "Current mismatch due to local dopant fluctuations in MOSFET channel." IEEE Transactions on Electron Devices, Volume 50, Issue 11, November 2003, pp. 2248–2254.

[17] Kuhn, Kelin J., "Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2007, pp. 471–474.

[18] C. H. Diaz, H.-J. Tao, Y.-C. Ku, A. Yen, and K. Young, "An experimentally validated analytical model for gate line edge roughness (LER) effects on technology scaling." IEEE Electron Device Letters, Volume 22, Issue 6, June 2001, pp. 287–289.

[19] H.-W. Kim, J.-Y. Lee, J. Shin, S.-G. Woo, H.-K. Cho, and J.-T. Moon, "Experimental investigation of the effect of LWR on sub-100-nm device performance." IEEE Transactions on Electron Devices, Volume 51, Issue 12, December 2004, pp. 1984–1988.

[20] Fukutome, H., Momiyama, Y., Kubo, T., Tagawa, Y., Aoyama, T., and Arimoto, H., "Direct Evaluation of Gate Line Edge Roughness Impact on Extension Profiles." IEEE Transactions on Electron Devices, Volume 53, Issue 11, November 2006, pp. 2755–2763.

[21] Asenov, A., Brown, A.R., Davies, J.H., Kaya, S., and Slavcheva, G., "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness." IEEE Transactions on Electron Devices, Volume 50, Issue 5, May 2003, pp. 1254–1260.

[22] A. Asenov, S. Kaya, and J.H. Davies, "Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations."IEEE Transactions on Electron Devices, Volume 49, Issue 1, January 2002, pp. 112–119.

[23] P. Andrei and I. Mayergoyz, "Quantum mechanical effects on random oxide thickness and random dopant induced fluctuations in ultrasmall semiconductor devices." Journal of Applied Physics, Volume 94, Issue 11, December 2003 pp. 7163–7172.

[24] E. Cassan, P. Dollfus, S. Galdin, and P. Hesto, "Calculation of direct tunneling gate current through ultrathin oxide and oxide/nitride stacks in MOSFETs and H-MOSFETs." Microelectronics. Reliability, Volume 40, 2000, pp. 585–588.

[25] A. Asenov and S. Kaya, "Effect of oxide roughness on the threshold voltage fluctuations in decanano MOSFETs with ultrathin gate oxide." In Proceedings SISPAD, 2000, pp. 135–138.

[26] M. Koh et al., "Limit of gate oxide thickness scaling in MOSFETs due to apparent threshold voltage fluctuation introduced by tunnelling leakage current." IEEE Transactions on Electron Devices, Volume 48, Issue 1, January 2001, pp. 259–264.

[27] Kaushik, V.S. et al., "Estimation of fixed charge densities in hafnium-silicate gate dielectrics." IEEE Transactions on Electron Devices, Volume 53, Issue 10, October 2006, pp. 2627–2633.

[28] Lucovsky, G., "Intrinsic limitations on the performance and reliability of high-k gate dielectrics for advanced silicon devices." IEEE International Integrated Reliability Workshop Final Report, October 17–20, 2005, page 13.

[29] G. Bersuker et al., "Effect of structural properties of Hf-based gate stack on transistor performance." In Proceedings Materials Research Society Symposium 2004, Volume 811, page 31.

[30] J. L. Gavartin, A. L. Shluger, A. S. Foster, and G. Bersuker, "The role of nitrogen-related defects in high-K dielectric oxides: Density-functional studies." Journal of Applied Physics, Volume 97, Issue 5, March 2005, pp. 053704-1–053704-12.

[31] P. D. Kirsch et al., "Mobility enhancement of high-k gate stacks through reduced transient charging." In Proceedings 35th ESSDERC, 2005, pp. 367–370.

[32] Wen, H. C. et al., "On Oxygen Deficiency and Fast Transient Charge-Trapping Effects in High-k Dielectrics." IEEE Electron Device Letters, Volume 27, Issue 12, December 2006, pp. 984–987.

[33] M. Koike et al., "Effect of Hf–N bond on properties of thermally stable amorphous HfSiON and applicability of this material to sub-50nm technology node LSIs." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2003, pp. 4.7.1–4.7.4.

[34] M. A. Quevedo-Lopez et al., "High performance gate first HfSiON dielectric satisfying 45 nm node requirements." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2005, pp. 17.1–17.4.

[35] L. Capodieci, "From optical proximity correction to lithography-driven physical design (1996-2006): 10 years of resolution enhancement technology and the roadmap enablers for the next decade." In Proceedings SPIE Volume. 6154, 615401.

[36] Nag, S., Chatterjee, A., Taylor, K., Ali, I., O'Brien, S., Aur, S., Luttmer, J.D., and Chen, I.C., "Comparative evaluation of gap-fill dielectrics in shallow trench isolation for sub-0.25 μm technologies." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 1996, pp. 841–845.

[37] Mistry, K. et al., "A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2007, pp. 247–250.

[38] Khare, Mukesh; "High-K/Metal Gate Technology: A New Horizon." IEEE Custom Integrated Circuits Conference, CICC '07, September 16–19, 2007 pp. 417–420.

[39] Stamper, A.K., McDevitt, T.L., and Luce, S.L., "Sub-0.25-micron interconnection scaling: damascene copper versus subtractive aluminum." IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, September 23–25, 1998, pp. 337–346.

[40] Ruiqi Tian, Xiaoping Tang, and Wong, M.D.F., "Dummy-feature placement for chemical-mechanical polishing uniformity in a shallow-trench isolation process." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 21, Issue 1, January 2002, pp. 63–71.

[41] T.K. Yu et al., "A two-dimensional low pass filter model for die-level topography variation resulting from chemical mechanical polishing of ILD films." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 1999, pp. 909–912.

[42] Munkang Choi and Milor, L., "Impact on circuit performance of deterministic within-die variation in nanoscale semiconductor manufacturing." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 25, Issue 7, July 2006, pp. 1350–1367.

[43] K Soumyanath, S. Borkar, Z. Chunyan, and B. Bloechel, "Accurate on-chip interconnect evaluation: a time-domain technique." IEEE Journal of Solid-State Circuits, Volume 34 Issue, May 1999, pp. 623–631.

[44] V. Mehrotra, "Modeling the effects of manufacturing variation on high-speed microprocessor interconnect performance." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 1998, pp.767–770.

[45] R. H. Dennard et al., "Design of ion-implanted MOSFET’S with very small physical dimensions." IEEE Journal of Solid-State Circuits, Volume 10, SC-9, October 1974, pp. 256–268.

[46] Rim, K.; Hoyt, J.L.; and Gibbons, J.F., "Fabrication and analysis of deep submicron strained-Si n-MOSFET's." IEEE Transactions on Electron Devices, Volume 47, Issue 7, July 2000, pp. 1406–1415.

[47] Rim, K. et al., "Strained Si NMOSFETs for high performance CMOS technology." 2001 Symposium on VLSI Technology, Digest of Technical Papers, June, 12–14, 2001, pp. 59–60.

[48] Rim, K. et al., Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2003, pp. 3.1.1–3.1.4.

[49] Meikei Ieong et al., "Scaling beyond conventional CMOS device." In Proceedings of the 2004 7th International Conference on Solid-State and Integrated Circuits Technology, Volume 1, October 18–21, 2004, pp. 31–34.

[50] Shimizu, A. et al.,"Local mechanical-stress control (LMC): A new technique for CMOS-performance enhancement." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2001, pp. 19.4.1–19.4.4.

[51] Ito, S. et al., "Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2000, pp. 247–250.

[52] S. Pidin et al., "A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2004, pp. 213–216.

[53] Thompson, S. et al., "A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 /spl mu/m/sup 2/ SRAM cell." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2002, pp. 61–64.

[54] Ghani, T. et al., "A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2003, pp. 11.6.1–11.6.

[55] Mistry, K. et al., "Delaying forever: Uniaxial strained silicon transistors in a 90nm CMOS technology." 2004 Symposium on VLSI Technology, Digest of Technical Papers, June 15–17, 2004, pp. 50–51.

[56] Harris, H. et al., "Band-Engineered Low PMOS VT with High-K/Metal Gates Featured in a Dual Channel CMOS Integration Scheme." 2007 IEEE Symposium on VLSI Technology, June 12–14, 2007, pp. 154–155.

[57] Tsang, Y.L. et al., "Modeling of the Threshold Voltage in Strained Si/Si1-x GexSi1–yGex CMOS Architectures." IEEE Transactions on Electron Devices, Volume 54, Issue 11, November 2007, pp. 3040–3048.

[58] Al-Bayati et al., "Advanced CMOS device sensitivity to USJ processes and the required accuracy of doping and activation." In Proceedings of the 14th International Conference on Ion Implantation Technology, September 22–27, 2002, pp. 185–188.

[59] Tanaka, T. et al., "Vth fluctuation induced by statistical variation of pocket dopant profile," IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2000, pp. 271–274.

[60] Tanaka, T.; Usuki, T.; Momiyama, Y.; Sugii, T., "Direct measurement of Vth fluctuation caused by impurity positioning." 2000 Symposium on VLSI Technology, Digest of Technical Papers, June 13–15 2000, pp. 136–137.

[61] Ahsan, I. et al.,"RTA-Driven Intra-Die Variations in Stage Delay, and Parametric Sensitivities for 65nm Technology." 2006 Symposium on VLSI Technology, Digest of Technical Papers, June 2006, pp. 170–171.

[62] H. Fukutome, Y. Momiyama, T. Kubo, E. Yoshida, H. Morioka, M. Tajima, and T. Aoyama, "Suppression of poly-gate-induced fluctuations in carrier profiles of sub-50 nm MOSFETs." IEEE International Electron Devices Meeting, IEDM Technical Digest, December 2006, pp. 1–4.

[63] Brown, A.R., Roy, G., and Asenov, A., "Poly-Si-Gate-Related Variability in Decananometer MOSFETs with conventional architecture, IEEE Transactions on Electron Devices, Volume 54, Issue 11, November 2007, pp. 3056–3063.

[64] S. Pae et al., "BTI Reliability of 45nm High-K + Metal-Gate Process Technology." 2008 IEEE International Reliability Physics Symposium, to appear in IRPS’08 Proceedings, April 27–May 1, 2008.

Back to Top