- Home›
- Technology and Research›
- Intel Technology Journal›
- Tera-scale Computing
Tera-scale Computing
High-Performance Physical Simulations on Next-Generation Architecture with Many Cores
AUTHORS’ BIOGRAPHIES
Yen-Kuang Chen
Yen-Kuang Chen is a Principal Engineer in the Corporate Technology Group. His research interests include developing innovative
multimedia applications, studying the performance bottleneck in current architectures, and designing next-generation
microprocessors/platforms. He is one of the key contributors to Supplemental Streaming SIMD Extension 3 in the Intel® Core™2
processor family. He received his Ph.D. degree from Princeton University. His e-mail is yen-kuang.chen at intel.com.
Jatin Chhugani
Jatin Chhugani is a Staff Researcher in the Corporate Technology Group. His research interests include developing algorithms for
interactive computer graphics, parallel architectures, and image processing. He received his Ph.D. degree from The Johns Hopkins
University, Baltimore, MD. His e-mail is jatin.chhugani at intel.com.
Christopher J. Hughes
Christopher J. Hughes is a Staff Researcher in the Corporate Technology Group. His research interests are emerging workloads and
computer architectures, with a current focus on parallel architectures and memory hierarchies. He received his Ph.D. degree from
the University of Illinois at Urbana-Champaign. His e-mail is christopher.j.hughes at intel.com.
Daehyun Kim
Daehyun Kim is a Senior Research Scientist in the Corporate Technology Group. His research interests include parallel computer
architecture, intelligent memory systems, and emerging workloads. He received his Ph.D. degree from Cornell University. His e-
mail is daehyun.kim at intel.com.
Sanjeev Kumar
Sanjeev Kumar is a Staff Researcher in the Corporate Technology Group. His research interests are parallel architectures,
software, and workloads especially in the context of chip-multiprocessors. He received his Ph.D. degree from Princeton
University. His e-mail is sanjeev.kumar at intel.com.
Victor Lee
Victor Lee is a Senior Staff Research Scientist in the Corporate Technology Group. His research interests are computer
architecture and emerging workloads. He is currently involved in defining next-generation chip-multiprocessor architecture. He
received his S.M. degree from the Massachusetts Institute of Technology. His e-mail is victor.w.lee at intel.com.
Albert Lin
Albert Lin is a graduate intern in the Corporate Technology Group. His work is primarily in memory systems for future processors
with many cores. He received his B.S. and M.Eng. degrees in Electrical Engineering and Computer Science from the Massachusetts
Institute of Technology. While at MIT, he was a recipient of the Siebel Scholar Fellowship and a student member of the American
Academy of Achievement. He is currently an Electrical Engineering doctoral candidate at Stanford University. His e-mail is
albert.c.lin at intel.com.
Anthony D. Nguyen
Anthony D. Nguyen is a Senior Research Scientist in the Corporate Technology Group. His research interests include developing
emerging applications for architecture research and designing the next-generation chip-multiprocessor systems. He received his
Ph.D. degree from the University of Illinois, Urbana-Champaign. His e-mail is anthony.d.nguyen at intel.com.
Eftychios Sifakis
Eftychios Sifakis is a visiting researcher in the Corporate Technology Group. He received B.Sc. degrees in Computer Science and
Mathematics from the University of Crete, Greece in 2000 and 2002, respectively, and he received his Ph.D. degree in Computer
Science from Stanford University in 2007. His research focuses on simulation and analysis of human body and face motion and
simulation algorithms for deformable solids. He has been working with Intel since 2005 on the mapping of physics-based simulation
on chip-multiprocessors. His e-mail is eftychios.d.sifakis at intel.com.
Mikhail Smelyanskiy
Mikhail Smelyanskiy is a Senior Research Scientist in the Corporate Technology Group. His research focus is on building and
analyzing parallel emerging workloads to drive the design of the next-generation parallel architectures. He received his Ph.D.
degree from the University of Michigan, Ann Arbor. His e-mail address is mikhail.smelyanskiy at intel.com.
