Intel® 3000 and 3010 ChipsetTechnical documents
Application notes
-
AP-728 Intel® ICH Family Real Time Clock (RTC) Accuracy and Considerations under Test Conditions
This document describes Intel ICH Family Real Time Clock (RTC) signal quality analysis under test conditions.
File Type/Size: PDF 176KB
Datasheets
-
Intel® 300 and 3010 Chipset Memory Controller Hub (MCH) Datasheet
This is the datasheet for the Intel® 3000 & 3010 MCH. Topics covered include: signal & register descriptions, system memory map, a description of the MCH interfaces & major functional units, electrical characteristics, ballout definitions, & package characteristics. The Intel® 3000 & 3010 chipset is designed for use with the Intel® Pentium® 4, Intel® Pentium® D, Intel® Celeron® D, & Dual-Core Intel® Xeon® Processor 3000 Series in the LGA775 package in entry-level UP server platforms.
File Type/Size: PDF 3350KB
-
Intel® I/O Controller Hub 7 (ICH7) Family Datasheet
This document is intended for Original Equipment Manufacturers and BIOS vendors creating Intel I/O Controller Hub 7 (ICH7) Family based products. This document is the datasheet for the following:Intel 82801GB ICH7 (ICH7), Intel 82801GR ICH7 RAID (ICH7R) and Intel 82801GBM ICH7 Mobile (ICH7-M).
File Type/Size: PDF 6758KB
Design guides
-
Intel® 3000 and 3010 Chipset Memory Controller Hub (MCH) Thermal Mechanical Design Guidelines
This document discusses thermal management and measurement techniques, and provides details on the Intel-enabled reference thermal solution for the Intel® 3000 and 3010 Chipset Memory Controller Hub (MCH).
File Type/Size: PDF 712KB
-
Intel® I/O Controller Hub 7 (ICH7) Thermal Design Guidelines
The goal of this document is to provide an understanding of the operating limits of the Intel® 82801GB ICH7 and 82801GR ICH7R I/O Controller Hubs.
File Type/Size: PDF 415KB
Manuals
-
Intel® I/O Controller Hub 7 (ICH7) / Intel® High Definition Audio / AC '97 Programmer's Reference Manual
The Intel® High Definition Audio controller resides in PCI Device 27, Function 0 on bus 0. This function contains a set of DMA engines that are used to move samples of digitally encoded data between system memory and external codecs.
File Type/Size: PDF 498KB
Product briefs
-
Intel® 3000 and 3010 Chipset Product Brief
File Type/Size: PDF 245KB
-
High Performance Computing Product Brief
File Type/Size: PDF 676KB
-
Intel® Xeon® Processor 3000 Sequence-based Small Business Servers
File Type/Size: PDF 124KB
Specification updates
-
Intel® 3000 and 3010 Chipset Memory Controller Hub (MCH) Specification Update
This document is an update to the specifications contained in the documents listed in the following Affected Documents/Related Documents table. It is a compilation of device and document errata and specification clarifications and changes, and is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.
File Type/Size: PDF 132KB
-
Intel® I/O Controller Hub 7 (ICH7) Specification Family Update
This document is an update to the specifications contained in the Intel® I/O Controller Hub 7 (ICH7) Family Datasheet. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.
File Type/Size: PDF 140KB
