



Intel Developer FORUM



Intel® Core™ Microarchitecture

Steve Pawlowski

Intel Senior Fellow
CTO, GM Architecture & Planning
Digital Enterprise Group

Ofri Wechsler

Intel Fellow
Director, CPU Architecture
Mobility Group

Intel Developer
FORUM



Continuing From Last Fall's IDF...



Let's Take A Look Inside


Intel® Core™ Microarchitecture

The Energy Efficient Performance Leader




History

Microarchitecture and Architecture




Historical Driving Forces

Increased Performance via Increased Frequency




Shrinking Geometry



1946
20 Numbers
in Main Memory




1971
14004 Processor
2300 Transistors




2005
65nm
1B+ Transistors

The Challenges

Power Limitations






Diminishing Voltage Scaling



Power = Capacitance x Voltage² x Frequency
also
Power ~ Voltage³

Energy Efficient Performance – High End

DATACENTER
“ENERGY LABEL”



NASA Columbia

2 MWatt
60 TFlops goal
10,240 cpus – Itanium II
\$50M

Source: NASA

30,720 Flops/Watt
1,288 Flops/Dollar

Computational
Efficiency

17,066 Flops/Watt
467 Flops/Dollar



ASC Purple

6 MWatt
100 TFlops goal
12K+ cpus – Power5
\$230M

Source: LLNL

A New Era...

THE OLD

**Performance
Equals Frequency**

Unconstrained Power

Voltage Scaling

THE NEW

**Performance
Equals IPC**

Multi-Core

Power Efficiency


**Microarchitecture
Advancements**

Intel® Core™ Microarchitecture

Low Power

High Performance

Scalable



Intel® Wide Dynamic Execution

EACH CORE

*EFFICIENT
14 STAGE
PIPELINE*

*DEEPER
BUFFERS*

*4 WIDE -
DECODE TO
EXECUTE*

*4 WIDE -
MICRO-OP
EXECUTE*

*MICRO
and
MACRO
FUSION*

*ENHANCED
ALUs*

CORE 1

INSTRUCTION FETCH
AND PRE-DECODE

INSTRUCTION QUEUE

DECODE

RENAME / ALLOC

RETIREMENT UNIT
(REORDER BUFFER)

SCHEDULERS

EXECUTE

CORE 2

INSTRUCTION FETCH
AND PRE-DECODE

INSTRUCTION QUEUE

DECODE

RENAME / ALLOC

RETIREMENT UNIT
(REORDER BUFFER)

SCHEDULERS

EXECUTE

Perf ↑


Energy ↓

ADVANTAGE

- 33% Wider Execution over Previous Gen
- Comprehensive Advancements
- Enabled In Each Core

Intel® Wide Dynamic Execution


Micro and Macro Fusion




MACRO FUSION EXAMPLE

CMP+JMP IN 1 CLOCK

WITH MACRO FUSION



WITHOUT MACRO FUSION



Perf ↑

Energy ↓


ADVANTAGE

- Instruction Load Reduced ~ 15%**
- Micro-Ops Reduced ~ 10%**

*Graphics not representative of actual die photo or relative size

** Workload dependant

Intel® Intelligent Power Capability



- 65nm
- Strained Silicon
- Low-K Dielectric
- More Metal Layers

- Aggressive Clock Gating
- Enhanced Speed-Step

- Low VCC Arrays
- Blocks Controlled Via Sleep Transistors

- Low Leakage Transistors
 - Sleep Transistors

Energy




ADVANTAGE

- Mobile-Level Power Management
- Energy Efficient Performance


Intel® Advanced Smart Cache

Dynamic L2 Cache Usage

Core™ Microarchitecture
Shared L2



Independent L2



Perf ↑

Energy ↓

ADVANTAGE

- Higher Cache Hit Rate
- Reduced BUS Traffic
- Lower Latency to Data

Intel® Smart Memory Access

Hardware-based Memory Disambiguation

Core™ Microarchitecture

Other

INST 2 "LOAD [Y]"
INST 1 "STORE [X]"

DECODE/SCHEDULE

INST 2 "LOAD [Y]"
INST 1 "STORE [X]"

INST 2 "LOAD [Y]"

EXECUTE

INST 1 "STORE [X]"

IN
ORDER

OUT
OF
ORDER

INST 2 "LOAD [Y]"
INST 1 "STORE [X]"

DECODE/SCHEDULE

INST 2 "LOAD [Y]"
INST 1 "STORE [X]"

STALL

INST 1 "STORE [X]"

*HARDWARE
Mem. Dis.
Predictor*

Inst. 2 "Load"
Can Occur
Before
Inst. 1 "Store"

Inst. 2 Must
Wait For
Inst. 1 "Store"
To Complete

Perf ↑

Energy ↓


ADVANTAGE

- Higher Utilization of Pipeline
- Masks latency to data access
- Higher Performance


Intel® Advanced Digital Media Boost

Single Cycle SSE

In Each Core



SSE Operation (SSE/SSE2/SSE3)



Perf ↑

Energy ↓

ADVANTAGE

- Increased Performance
- 128 bit Single Cycle in each core
- Improved Energy Efficiency

Next Generation Platforms

Energy

Efficient

Performance

Intel® Core™ Microarchitecture

Intel® Wide
Dynamic
Execution

Intel®
Intelligent
Power
Capability

Intel®
Advanced
Smart Cache

Intel® Smart
Memory
Access

Intel®
Advanced
Digital Media
Boost

Server
Optimized

Desktop
Optimized

Mobile
Optimized



Bensley

- 80W Target TDP
- 40W LV Target TDP
- 2 Execution Cores
- 4MB L2 Cache
- Server Platform *Ts
- DP Configurations



Averill
Bridge
Creek

- 65W Mainstream TDP
- 2 Execution Cores
- 2MB & 4MB L2 Cache
- Desktop Platform *Ts



Napa
refresh


- Mobile TDP
- 2 Execution Cores
- 2MB & 4MB L2 Cache
- Mobile Power Optimizations
- Mobile Platform *Ts

Comprehensive Platform Architecture

Memory Controller Considerations

Business

Rapid Adoption Of
Technology Transitions



Market Segments Require
Different Technologies

MOBILE DESKTOP SERVER

+

Technical

RELIABILITY

PERFORMANCE

POWER MANAGEMENT

COHERENCY LATENCY
REDUCTION


MEMORY ACCESS REDUCTION

PROCESS SCALING RATES


PLATFORM-LEVEL
ENHANCEMENTS

Comprehensive Platform Architecture

MEMORY CONTROLLER CONSIDERATIONS



DP Server Architecture



Perf ↑

Energy ↓

CONSTANTLY ANALYZING THE REQUIREMENTS,
THE TECHNOLOGIES, AND THE TRADEOFFS

Core™ Microarchitecture Advances With Quad Core


Energy

Efficient


Performance

Quad Core

Clovertown




Kentsfield



Server



Desktop



DP Performance Per Watt
Comparison with SPECint_rate
at the Platform Level

Source: Intel®

Developing for the Intel® Core™ Microarchitecture

Program For
Multicore


Exploit Energy Efficient Performance

Utilize SSE
Enhancements

Benefit From
Power Efficiency

Further Insight Into Intel® Core™ Microarchitecture

- Core™ Microarchitecture White Paper at rear of auditorium
- Intel®'s Core™ Microarchitecture
(Session, MATS001)
- Intel® Multi-Core Architecture and Implementations
(Session, MATS002)
- Multi-Core and Core™ Microarchitecture
(Chalk Talk, MATC005)
- Shop Talk with Intel® Fellows tomorrow morning 8-9
- Technology Showcase
- Check out www.intel.com/multi-core



Leap ahead™