Search
For Business
For Home
Products
Support
About Intel
IT Center
IT TOPICS
Performance
Cost Savings
Virtualization
View All Topics
SYSTEM TYPES
Laptops and Desktops
Servers
Workstations
Internet Devices
Networking Devices
Transactional Devices
TOOLS & RESOURCES
IT Center Resource Library
IT@Intel
vPro Activation
FEATURED INDUSTRIES
Education
Financial Services
PRODUCTS FOR IT
Intel® Core™ Processor
Intel® Xeon® Processor
Intel® Itanium® Processor
Intel® Atom™ Processor
Developer Center
Hardware Developers
Embedded Developers
Software Developers
Intel Developer Forum
Partners
INTEL® EMBEDDED PARTNERS
Intel® Embedded Alliance
Intel® Embedded Design Center
INTEL® SOFTWARE PARTNERS
Intel® Software Partner Program
Intel and Academia
INTEL® CHANNEL PARTNERS
Intel® Technology Provider
Intel® Reseller Center
Intel® Distributor Center
Technology
Architecture & Silicon
Product Technologies
Manufacturing
Research
Standards
Communities
Change Location
Newsroom
News Resources
Newsroom Archive
Historical Archive
Broadcast Media
Contact Intel PR
Biographies
Legal/Litigation
Intel Blogs
Corporate Information
About Intel
Jobs at Intel
Investor Relations
Intel Capital
Healthcare
World Ahead
Diversity
Intel Museum
Public Policy
FAQ
Home
›
Press Room
›
Press Kits
›
PRESS KIT: Intel 32nm Disclosure
Press Releases
Intel to Invest $7 Billion in U.S.
Manufacturing Facilities
Press Materials
Paul Otellini Economic Club Speech: The
Long Look Ahead - The Economic Crisis
and the Importance of Investing
(PDF 84KB)
Fact Sheet: Intel Demonstrates
First Working 32nm-based Microprocessor
in Both Mobile and Desktop
Systems
(PDF 145KB)
White Paper: Introduction to Intel’s 32nm
Process Technology
(PDF 141KB)
32nm Westmere Family of
Processors
(PDF 1.2MB)
Mark Bohr - Intel 32nm
Technology
(PDF 1.45MB)
Related Links
Innovation Economy Website
Featured Photography
Intel 32nm
›
View and download high-resolution photos from the event including product and process photography.
Video
Intel 32nm Disclosure
›
View video coverage the 32nm Westmere microprocessor and test systes.