

# Contents

---

## **Acknowledgments xi**

## **Part I What is Intel® Wireless MMX™ Technology? 1**

### **Chapter 1 Introduction 3**

- The Growing Need for Mobile Multimedia 4
  - Technology Drivers 5
  - Building the Application Base 7
- Introducing Intel® Wireless MMX™ Technology 8
  - Terminology 9
- Objectives of the Book 9
  - Part 1: Introduction to Intel® Wireless MMX™ Technology 9
  - Part 2: Optimization Techniques 10
  - Part 3: Case Studies 11
  - CD-ROM 12

### **Chapter 2 Understanding SIMD Processing 13**

- What is SIMD? 13
  - Packing Data 14
  - Data Types 15
  - Operating on Packed Data 16
  - Advantages of SIMD 17

- When Should SIMD Processing Be Used? 17
  - Data Parallelism 17
  - Data Formatting 20
  - Inner Loops 24
- Key Points 24

### **Chapter 3 Intel® Wireless MMX™ Technology: The Big Picture 25**

- Packed Data Storage 26
- Understanding Instruction Syntax 27
  - Instruction Format 28
  - Instruction Prefix 28
  - Qualifiers 28
- Getting the Data 30
  - Retrieving and Saving Data 30
  - Aligning Data Elements 32
  - Transferring a Whole Register to the Core 33
  - Transferring Elements to the Core 34
- Preparing the Data for Processing 36
  - Extending the precision 36
  - Reducing Precision 37
  - Rearranging Data 38
- The Basic Operations 41
  - Addition and Subtraction 43
  - Logical Operations 44
  - Shift 45
- Comparing Data Elements 46
- Signal Processing 47
  - Multiply Accumulate Instructions 49
  - Multiply Instructions 53
- Video Instructions 56
  - Sum of Absolute Difference 56
  - Pixel Average 57
- Miscellaneous Instructions 58
- Controlling Program Flow 61
  - SIMD Arithmetic Flags 61
  - Group Conditional Execution 62
  - Remembering Saturation 64
- Key Points 65

**Chapter 4 Understanding the Hardware 67**

- Coprocessor Framework 68
  - Dealing with Memory 69
  - The Intel XScale® Microarchitecture 70
- Hardware Building Blocks 71
- Pipeline Structure Overview 75
  - Pipelining 75
  - Terminology 77
  - Pipeline Structure 78
  - Pipeline Organization 79
- Putting It All Together 81
  - Understanding How Instructions Execute 81
  - Issue and Result Latency 86
- Key Points 86

**Part II Enabling Applications with Intel® Wireless MMX™ Technology 87****Chapter 5 The Art of Optimization 89**

- Optimization Strategy 89
- Identifying the Hotspots 90
- Pipelined Microprocessors 91
- Understanding the Impact of Stalls 91
  - The Supply of Instructions 91
  - Finding the Data 95
- Identifying Algorithm Techniques 96
  - Software Pipelining 97
  - Multi-Sample Calculations 97
  - Register File Loading 98
  - Algorithm Fusion 98
- Using the Right Approach 98
- Getting Started 100
- Key Points 100

**Chapter 6 Finding the Bottleneck 101**

- Intel® VTune™ Performance Analyzer 103
  - What Are We Looking For? 103
- Before You Begin Sampling 105
  - Sampling 105
  - Sample Interval 106

The Plan of Attack	107
Determining the Time Profile	109
Using Events to Analyze Hotspots	112
What Are the Important Events?	112
Deriving Performance Metrics	117
Static Analysis	119
More About VTune Performance Analyzer	120
Key Points	120

## **Chapter 7 Intel® Integrated Performance Primitives 121**

What Are the Intel Integrated Performance Primitives (Intel IPP)?	121
Digital Signal Processing Functions	122
Speech Codecs	123
Audio Codecs	123
Image Processing	123
Image and Video Compression	124
Graphics	124
Horizontal and Vertical Functions	124
Where Does Intel IPP Fit with the OS?	126
Why Use Intel IPP?	127
Development Time	127
Code Quality	128
Code Portability	128
When Not to Use Intel IPP	130
Understanding Intel IPP Names	130
The Three Prefixes	131
Fundamental Data Types	132
Signals and Arrays	134
Base Name	134
Modifiers	136
Types	136
Intel GPP Naming Conventions	137
Intel IPP in Action	138
FIR Example	138
MPEG Video Encode	139
What Do You Need to Get Started with Intel IPP?	141
Key Points	141

## **Chapter 8 Embedded Software Development Tool Chain 143**

- Embedded System Software Design Flow 143
- Integrated Design Environment 145
- IDE-Based Design Flow 147
- Intel C++ Compiler 149
- Macroassembler 152
- Intel Linker 153
- Intel Library Manager 154
- Intel Debugger 155
- Intrinsic Functions 157
- Vectorization Programming Guidelines 159
  - Making Kernels of the Loop Vectorizer-Friendly 160
  - Vectorizer-Friendly Addressing 164
  - Vectorizer-Friendly Loop Organization 166
  - Data Type Considerations 168
  - Compiler Directives to Help Vectorization 172
- Vectorizer Messages 175
- Key Points 178

## **Chapter 9 Optimizing for Memory Subsystems 179**

- Characteristics of Memory Subsystems 180
- Memory Subsystems in Intel Application Processors 180
- Memory Subsystems-based Optimization 181
- Configuring Memory with the Correct Properties 182
  - Optimizing Instruction Accesses 184
  - Optimizing Data Accesses 184
- Ensuring Correct Data Objects Placement 186
- Reducing the Impact of Data Cache Misses 189
  - Loading Data Early 189
  - Preloading Data into the Cache 190
- Increasing Memory Throughput 196
  - Utilizing the Nonblocking Multiple Loads 197
  - Utilizing Write Combining 199
- Programming Techniques for Memory and Cache Efficiency 200
  - Choosing Data Types and Alignment 201
  - Increasing Cache Locality 201
  - Intelligent Addressing for Reducing Cache Eviction 204
  - Increasing Data Reuse 205
- Key Points 206

## **Chapter 10 Optimizing for Pipelines 207**

- Microarchitectural Optimization Philosophy 208
  - Choosing the Right Instruction 208
  - Choosing the Right Sequence 209
- Stall-Directed Instruction Scheduling 209
  - Looking for Stalls 210
  - Avoiding Stalls 210
  - Decomposition of an Application 212
- Optimization for Data-Processing Operations 213
  - Fast Multiply Operations 213
  - Fast Multiply and Accumulation 215
  - Scheduling in the Addition and Logical Pipeline 217
  - Getting Data from Cache to Register and Back Efficiently 218
  - Optimizing Align and Shift 222
- Optimization for Control-Oriented Operations 223
  - Reduce Branch Cost 223
  - Use Conditional Instruction 224
  - Use Addressing Modes Efficiently 229
  - Miscellaneous Approaches 230
- Key Points 232

## **Chapter 11 Porting Existing Code 233**

- Application Porting 233
  - Porting Options 234
- Intel® MMX™ and SSE Technology Mapping 235
  - Instruction Syntax 235
- Understanding the Differences 237
  - Terminology 237
  - Data Storage 239
  - Instruction Operands 239
  - Memory Operands 241
  - New Instruction Capability 242
- Case Studies of Code Porting 247
  - Complex Multiply by a Constant 247
  - Absolute Difference of Unsigned Numbers 248
  - Absolute Difference of Signed Numbers 248
  - Reducing Precision with an Interleaved Pack 249
  - Alpha Saturation 250
- Porting Code Using C-Intrinsics 251
- Key Points 254

**Part III Intel® Wireless MMX™ Technology Case Studies 255****Chapter 12 Accelerating Graphics Applications 257**

- Graphics Pipeline 257
- Indicators of Performance 259
  - Fill Rate 259
  - Polygon Rate 260
- Optimization Challenges 260
  - Performance Profile 260
- Performance Optimization Methods 263
  - Algorithmic Optimization 264
  - Computational Optimization 264
  - Memory-Related Optimization 268
- Optimizing Graphics Application Kernels 273
  - Shading 273
- Key Points 295

**Chapter 13 Digital Signal Processing 297**

- DSP Fundamentals 297
  - Digital Signals 298
  - Digital Filters 301
- FIR Filters 302
  - Memory Organization for the FIR Filter 304
  - Computing the FIR Filter 306
- IIR Filters 318
  - Computing the Biquad IIR Filter 320
- Adaptive Filtering 323
  - FIR-LMS Algorithm 324
  - Computing the Single Sample FIR-LMS Filter 326
- Key Points 331

**Chapter 14 Digital Image Processing 333**

- Image Processing Fundamentals 334
  - Digital Images 335
  - Color Space 337
  - Digital Cameras 340
- Image Filtering 342
  - Spatial Convolution 343
  - Filtering with Non-separable Kernels 347
  - Filtering with Separable Kernels 352

**x ■** Programming with Intel® Wireless MMX™ Technology

- Color Synthesis 355
  - Nearest Neighbor Replication 357
  - Color Synthesis Using NNR 359
- Color Correction 363
  - Color Correcting the RGB Image 364
- Key Points 368

**Chapter 15 H.264 and MPEG-4 Video Compression 371**

- Video Fundamentals 371
  - Macroblocks 372
- MPEG Video Compression 373
  - Video Codec 374
    - Motion Estimation and Compensation 378
    - 2D Discrete Cosine Transforms (DCT) 384
    - Quantization 386
    - Entropy Encoding 386
  - Intel® Wireless MMX™ in Motion Estimation and Compensation 387
    - Computing the Block SAD 387
    - Fixed Pattern Motion Estimation 393
    - Motion Compensation with Intel Wireless MMX Technology 408
    - P-Type Pictures 408
    - B-Type Pictures 415
- Key Points 423

**References 425**

**Index 427**