

# Contents

---

## **Preface ix**

## **Chapter 1 Introduction 1**

- Architectural Acceleration Mechanisms 1
  - Pipelining and Replication 2
  - Speedup 3
- Quick Tour of Parallel Architectures 4
  - Data Parallel Architectures 4
  - Instruction-Level Parallel Architectures 6
  - Process-Level Parallel Architectures 7
- Multimedia Extensions 8
  - MMX™ Technology 9
  - Streaming-SIMD Extensions 11
  - Intra-Register Vectorization 13

## **Chapter 2 Instruction Set Preliminaries 17**

- Instruction Set Summary 17
  - Instruction Format 18
  - Packed Data Elements 18
  - Data Movement Instructions 19
  - Arithmetic Instructions 25
  - Logical Instructions 28
  - Comparison Instructions 29
  - Conversion Instructions 30

Shift Instructions	32
Shuffle Instructions	33
Unpack Instructions	34
Cacheability Control and Prefetch Instructions	35
State Management Instructions	36
The Intel NetBurst® Microarchitecture	37
Execution Logic	37
Memory Hierarchy	39

### **Chapter 3 Language Preliminaries 41**

The C Programming Language	41
Data Types	42
Expressions	44
Statements	46
Loop and Idiom Recognition	47
Well-Behaved Loops	48
Idiom Recognition	50

### **Chapter 4 Data Dependence Theory 53**

Data Dependences	53
Data Dependence Definitions	53
Data Dependence Terminology	55
Data Dependence Graphs	56
Data Dependence Analysis	57
Data Dependence Problems	57
Data Dependence Solvers	59
Hierarchical Data Dependence Analysis	61
Improving Data Dependence Analysis	63
Compiler Hints for Data Dependences	64
Aliasing Analysis	64
Dynamic Data Dependence Analysis	65

### **Chapter 5 Vectorization Essentials 69**

Validity of Vectorization	69
Preserving Data Dependences	70
Preserving Integer Precision	73
Preserving Floating-Point Precision	75
Vector Code Generation	77
General Framework	77
Vector Data Type Selection	79

Unit-Stride Memory References	80
Rotating Read-Only Memory References	81
Non-Unit-Stride Memory References	82
Scalar Memory References	83
Operators	97
MIN, MAX, and ABS Operators	99
Type Conversions	102
Mathematical Functions	106
Conditional Statements	110

## **Chapter 6 Alignment Optimizations 119**

Intraprocedural Alignment Optimizations	120
Memory Allocation and Data Layout	120
Intraprocedural Alignment Analysis	121
Cache Line Split Optimizations	123
Interprocedural Alignment Optimizations	129
Interprocedural Alignment Analysis	129
Exploiting Interprocedural Alignment Information	134
Improving Alignment Optimizations	135
Compiler Hints for Alignment	135
Multi-Version Code	135
Dynamic Loop Peeling	138

## **Chapter 7 Supplemental Optimizations 145**

Idiom Recognition	145
Conversion Idioms	146
Arithmetic Idioms	147
Reduction Idioms	149
Saturation Idioms	150
Search Loops	160
Complex Data	163
Complex Numbers	163
Single-Precision Complex Data Types	164
Double-Precision Complex Data Types	168
Memory Hierarchy Optimizations	169
High-Level Optimizations	169
Vector Register Reuse	171
Low-Level Optimizations	174

**Chapter 8 Vectorization Beyond Loops 177**

- Loop Materialization 178
  - Rollable Statements and Expressions 178
  - Loop Materialization and Collapsing 180
  - Inexpensive Loop Materialization 181
  - Improved Loop Materialization 183
- Performance Considerations 185
  - Low Trip-Count Loops 185
  - High Trip-Count Loops 188

**Chapter 9 Vectorization with the Intel Compilers 193**

- Vectorization Overview 194
  - Compiler Switches 194
  - Profile-Guided Optimization 198
  - Compiler Hints 199
- Vectorization Guidelines 203
  - Design and Implementation Considerations 204
  - Focus of Optimization 208
  - Diagnostics-Guided Optimization 208
- Final Remarks 213
  - Some More Experiments 213
  - Future Trends in Multimedia Extensions 216

**References 219**

**Index 231**