Contents

Preface xi

Chapter 1 Why Use Intel® IXP4XX Network Processors? 1

The IXP4XX Product Line 2
Network Processors versus Alternatives 3

Chapter 2 Intel® IXP4XX Network Processor Architecture 5

Overview of the Processor Family 5
- The Intel® IXP420 Network Processor 8
- The Intel IXP421 and IXP423 Network Processors 9
- The Intel IXP422 Network Processor 9
- The Intel IXP425 Network Processor 10
- The Intel IXP455 Network Processor 10
- The Intel IXP46X Network Processors 11

Summary of the Intel IXP4XX Product Line 11
The Intel XScale® Microarchitecture 12
- Programming Model 14
- Memory Management Unit 18
- Instruction Cache 24

Data Cache 27
Branch Target Buffer 30
Intel XScale Core Configuration 31
Multiply and Accumulate (MACC) Co-Processor 33
Performance Monitoring Unit 34
Bus Architecture 35
Typical Packet Transfer Scenarios 37
Receive a Packet on a UTOPIA Interface and Forward to Ethernet 37
Receive Wireless, Encrypt then Transmit Ethernet 39

Chapter 3 Systems and Platform Design 41

Intel IXP4XX Network Processor Development and Reference Platforms 41
Anatomy of the IXDP465 Development Platform 44
Core Interfaces 46
DRAM Memory 46
Flash Memories 48
Configuration Straps 50
Clocks 52
JTAG In-Circuit Emulator (ICE) 53
General IXP4XX Network Processor Interfaces 53
Expansion Bus 54
GPIO 55
Universal Asynchronous Receiver Transmitter 56
Media-independent Interface 57
UTOPIA 60
High-Speed Serial 61
PCI 63
Universal Serial Bus—Device 65
Universal Serial Bus—Host 66
IEEE 1588 Time Synchronization 66
Synchronous Serial Port 67
I^2C Inter-Integrated Circuit Port 67

Chapter 4 Operating System Board Support Packages 69

Platform-Specific Updates 69
Linux† 71
VxWorks 87
Microsoft Windows CE 96
Headless Configurations 96

Headed Configurations 96
Eboot 97
Platform Porting 97

Chapter 5 Software Toolkit Architecture 103

What is Software Architecture? 103
The Intel IXP400 Software in Your System Architecture 105
Static Model 105
Dynamic Model 107
Deployment Model 107
The Components in Intel IXP400 Software 108
C-API Advantages 109
Common Principles 111
Standard Functions 111
Message Buffers 113
Buffer Allocation 114
Cache Coherency of Packet Data 114
Receive Path 116
Transmit Path 116
Packet-Processing Mechanisms 117
Polling 117
Event-driven 117
Using the Queue Manager 118
Hybrid Implementations 119
Further Reading 119
Port-Interface Prioritization 120

Chapter 6 A Simple Application Using Ethernet Transmit/Receive 121

Component Overview 121
Ethernet Access Control API 123
Ethernet Access Data Plane API 124
Ethernet Port Disable 130
Ethernet Statistics 130
Developing the Code 130
Initialization 131
Cache Coherence of Packet Data 144
Using the Tool Chains 145
Downloading the Code 149
Other Operating Systems 149

Chapter 7 Some Example Networking Applications 151
SOHO Routers and Gateways 152
Security Appliance 157
Wireless Access Points 160
Network-attached Storage 164
Embedded/Industrial Control Applications 168

Chapter 8 Multimedia Applications 173
VoIP Applications 173
VoIP Network Overview 174
Analog Terminal Adapter Hardware 176
VoIP Terminal Adapter Software 177
Intel IXP400 DSP Software 181
Operating System Specifics 184
Uplink Jitter Control 186
Overview of the Intel XScale Core DSP Instructions 187
Networked-Multimedia Applications 188
Media Server/Personal Video Recorder (PVR) 188
Point-of-Sale/Display Terminal 190
Thin Client/Internet Kiosk 191
IP Videophone 193

Chapter 9 Intel® IXP400 Software API 195
Cryptography 196
High-Level API Call Flow 197
Registering a Context 198
Performing a Cryptographic/Authentication Operation 199
Stopping the Cryptographic Service 202
Other Functions 202
IPsec Applications 203
WEP Applications 204
SSL and TLS Applications 204
802†.11i Applications 205
Integrating IxCryptoAcc 205
Public Key Algorithms 206
HSS/HDLC 206
High-Level API Call Flow 208
Receiving Channelized Data 209
Transmitting Channelized Data 210
Receiving Packetized Data 212

Transmitting Packetized Data 213
Packetized Disconnect 213
ATM/UTOPIA 214
IxAtmdAcc 214
IxAtmm 219
IxAtmSch 220
ATM Drivers 223
TimeSync 224
Operating System Abstraction Layer (OSAL) 225
Core Operating System Services Module 226
Buffer Management Module 228
I/O Memory and Endianness Module 228
Backwards Compatibility 229
NPE Downloader 229
Build Structure 230
Message Handler 231
Queue Manager 232
Dispatch Loop API 232
Dispatch Loop Calling Context 233
UART Support 238
USB Device Functions 239

Chapter 10 Performance Tuning 241

What are Patterns? 242
General Approaches 242
Defined Performance Requirement 243
Performance Design 243
Premature Code Tuning Avoided 244
Step-by-Step Records 245
Slam-Dunk Optimization 246
Best Compiler for Application 247
Compiler Optimizations 248
Data Cache 249
Networking Techniques 251
Bottleneck Hunting 251
Evaluating Traffic Generator and Protocols 253
Environmental Factors 254
Polled Packet Processor 255
Edge Packet Throttle 256
Detecting Resource Collisions 256
Code and Design 257

Reordered Struct 257
Supersonic ISR 257
Assembly-Language-Critical Functions 258
Inline Functions 258
Cache-Optimizing Loop 259
Minimizing Local Variables 259
Explicit Registers 260
Optimized Hardware Register Use 260
Avoiding the OS Packet-Buffer Pool 261
C-Language Optimizations 262
Intel XScale® Core and Intel® IXP4XX Network Processor Specifics 263
Devices' Silicon Features 263
PMU Performance Measurement 264
Disabled Counters/Statistics 266
Stall Instructions 266
Profiling Tools 267
Intel XScale Core PLD Instruction 268
Separate SDRAM Memory Banks 269
Line-Allocation Policy 270
Cache Write Policy 270
Write Coalescing 271
Cache-Aligned Packet Buffers 272
On-Chip Memory 272
Mini-DCache 273
Optimized Libraries 274
Modulo/Divide Avoided 274
Operating System Specific 275
VxWorks-Specific Improvements 275
Linux-Specific Improvements 276
Windows CE-Specific Improvements 277

Chapter 11 Frequently Asked Questions 279
Software-Related FAQs 279
Hardware Related FAQs 284

Glossary 291

References 295

Index 301