Hardware Design
Discover
Find Products
Discover New Technologies
Developer Community
Stay Informed
Developer Newsletters
RSS Feeds
Product Change Notifications
Get Help
Site Assistance
Feedback
Email this page
Print this page
Product FAQs
Intel® Pentium® II Processor - Low Power Module

Note: The Intel® Pentium® II Processor - Low Power Modules are discontinued. Technical documentation for the Low Power Modules has moved to the Embedded Intel® Architecture Archive Library.

Q. Have the Intel Pentium II Processor - Low Power Modules been discontinued?
A.
Yes. PCN 1199 describes the discontinuance of the 266 MHz Low Power Modules (LPMs), with the last time order date of December 28, 2001. PCN 102659 describes the discontinuance of the 333 MHz LPMs with a last time order date of December 27, 2002.

What kind of SDRAM clock buffer should I use with the 440BX?
Zero delay clock buffers have internal PLLs which cause contention with the PLL internal to the 440BX. This contention can be observed in the form of jitter on the 440BX DCLKO and DCLKWR signals. As another observable symptom the system will lockup after the processor attempts to fetch the first 8 bytes of BIOS. The customer should use SDRAM clock buffers that do not have an internal PLL.

Are 256Mbit SDRAMs supported?
The 82443BX does not support 256Mbit technology SDRAM. 128Mbit technology SDRAM using 16MX8 devices has been tested in the Intel® 82440BX System Validation (SV) platform using the 82443BX C-1 stepping. This SDRAM memory configuration was double-sided. Each SDRAM DIMM module therefore contained a total of 256Mb of memory. A total of four DIMM modules were available for testing. For further information please see page 25 of the specification update.

There were no detection or sizing problems with this SDRAM memory array using the 82440BX SV board and 82440BX SV BIOS. The 82440BX AGPset supports the use of 128Mbit technology SDRAM memory using the 82443BX C-1 stepping as described in this paragraph.

It is recommended that OEMs wishing to use 128Mbit technology SDRAM perform validation using their own BIOS on their own 82440BX AGPset systems.

What BIOS changes need to be made in order to support the change in PID bits indicated in PCN 1068?
The system BIOS may need modification if the PID bits are not checked prior to applying a microcode update patch. In addition, the BIOS may need to incorporate the latest microcode update for the new processor. Microcode update patches can be obtained through your Intel Field Representative.

The PID bits are stored in the CPU's MSR: BBL_CR_OVRD (0x17h).

For additional information, please refer to the following:
Intel® Architecture Software Developer's Manual Volume 3: System Programming (Section 8.10) and PCN 1068 (PDF).
Back to Top