|
NOTES: These parts will only operate at the specified core bus frequency ratio at which they were manufactured and tested. It is not necessary to configure the core frequency ratios by using the A20M#, IGNEE#, LINT[1]/NMI and LINT[0]/INTR pins during RESET. This is a boxed processor with an attached heatsink. Performance-monitoring event counters do not reflect MOVD and MOVQ stores to memory on these processors.
|