Intel® Pentium® III Processor with 512KB L2 Cache Bus Terminator Design Guide
Intel® Pentium® III processors have termination circuitry for the processor’s AGTL/AGTL+
bus. In a dual-processor platform, each end of the bus must be properly terminated, whether
or not both processor socket locations have processors installed. This document describes
the design considerations for a PGA370 termination package to occupy the second PGA370
socket location and terminate the bus when there is only one processor installed in a dual-processor
platform.
- File Name/Size:
- 24966101.pdf
1376975 bytes
- Download From:
-
U.S. FTP Server (Download within North America)
-
Mirror FTP Sites (Download from international areas)
-
U.S. Web Server (Available for byte serving)
|
