CK98 Clock Synthesizer/Driver Design Guidelines

This document is designed to provide the industry with the technical specifications required by clock drivers and synthesizers to meet the needs of Intel architecture platforms. Split power supply signaling to provide 2.5V and 3.3V clocks is a stated requirement for this class of products. Additionally, the clocking solution must provide processor and chipset clock frequencies of 133 MHz (7.50 nS period) and 100 MHz (10.00 nS period.)

File Name/Size:
250130 bytes
Download From:
U.S. FTP Server (Download within North America)
Mirror FTP Sites (Download from international areas)
U.S. Web Server (Available for byte serving)