Notes:
The performance monitoring event counter 1 may be inaccurate when counting events for the Data Cache Unit and External Bus Logic in these processors. Use counter 0 to count these events.
These processors are effected by Erratum G48.
Performance-monitoring event counters do not reflect MOVD and MOVQ stores to memory on these processors.