Work
Play
Support
About Intel
Change Location
Search
Products
Processors
Motherboards
Chipsets
Desktop
Notebook
Server
Workstation
Business PCs
Embedded & Communications
Software
All Products
Technology
Architecture & Silicon
Product Technologies
Manufacturing
Research
Standards
Intel Developer Forum
Communities
Downloads
Reseller
Intel® Reseller Center
Intel® Distributor Resource Center
Intel® Channel Partner Program
Intel® Software Partner Program
Products
Embedded & Communications
Processors
Chipsets
Boards
Development Kits
NAND Flash Memory
Microcontrollers
Storage
Ethernet Controllers
Desktop Adapters
Server Adapters
RFID
Wireless Networking
Embedded & Flash Memory
i960® Processors
80960MC Hardware Designer's Reference Manual
80960MC Hardware Designer's Reference Manual Title Page
Chapter 1 - Introduction to the 80960MC Microprocessor
Chapter 2 - 80960MC System Architecture
Chapter 3 - The 80960MC Processor and the Local Bus
Chapter 4 - Memory Interface
Chapter 5 - I/O Interface
Chapter 6 - 80960MC Multiprocessor System Architecture
Chapter 7 - Advanced Processor Bus
Chapter 8 - AP-Bus Interface Using the BXU
Chapter 9 - Memory and I/O Interface Using the BXU
Chapter 10 - Fundamental Concepts of Fault Handling
Chapter 11 - Confinement Areas / Detection Mechanisms
Chapter 12 - Error Reporting
Chapter 13 - Recovery
Chapter 14 - Initialization
Chapter 15 - Fault-Tolerant I/O Considerations
Appendix A - BXU Registers and Commands
Index