Products
Embedded & Communications
Processors
Chipsets
Development Kits
Solid-State Drives and Caching
Storage
Ethernet Controllers
Desktop Adapters
Server Adapters
Wireless Networking
Home  ›  Products  ›  Embedded & Flash Memory  ›  i960® Processors  ›  Documentation
Documentation
 
i960® Jx Processors

Application Notes
Intel® i960® Processor and Intel® XScale® Processor Initialization Comparison
AP-712 — DRAM Controller for i960Jx (JA/JF/JD) Microprocessor
AP-716 — 80960Cx/80960Jx (JA/JF/JD)/80960Hx Architectural Comparison
Interfacing the i960 Jx (JA/JF/JD) Microprocessor to the NEC uPD98401 * Local ATM Segmentation and Reassembly (SAR) Chip
Upgrading Designs from the 3.3 V, 5 V Tolerant 80960JA/JF/JD Embedded Processors to the 80960 JS/JC/JT

Datasheets
80960 Jx 3.3 V Embedded 32-Bit Microprocessor

Design Examples
i960® Microprocessor PCI I/O Software Development Kit

Design Guides
i960® Jx Microprocessor Instruction Set and Register Quick Reference

FAQs
i960® Jx Processors Frequently Asked Questions
i960® Processors General Frequently Asked Questions

Manuals
i960 Jx Microprocessor Developer's Manual
gdb960 User's Manual
Getting Started with the i960 Processor Development Tools
Getting Started with the QUICKval Kit
QUICKval Quick Reference Card
i960 Microprocessor CTOOLS Application Development Tools
i960 Microprocessor User Guide for Cyclone PCI and Stand Alone Evaluation Platforms
i960 Processor Assembler User's Guide
i960 Processor Compiler User's Guide
i960 Processor Library Supplement
i960 Processor Software Utilities User's Guide
i960 Processor Tools License Guide
MON960 Debug Monitor User's Guide

Performance Information
i960® Microprocessor Performance Brief

Product Briefs
Intel® i960® Family Product Brief/Linecard

Schematics
Cyclone Schematics, 80960JD66 Module (also for JS33/JC66/JT100)
Cyclone Schematics, Squall Ethernet Module
DRAM Cntrlr Postrcript Schematics, 80960Jx (JA/JF/JD)
Postscript Schem for Jx (JA/JF/JD) DRAM Design
Cyclone Eval Board Schematics

Software Support
  Software-Code Examples
80960Jx Startup Code
Cyclone EP Example Program Install
Jx (JA/JF/JD) DRAM Design infor for AP-712
[SRC] 80960 Software Examples
  Software-Executables
Monitor Used to Talk to Eval Board
  Software-Miscellaneous
BSDL File for the 80960Jx 196-Pin Mini PBGA
BSDL File for the 80960Jx 132-Pin PGA 14
BSDL File for the 80960Jx 132-Pin PQFP p
(IBIS) 80960Jx (JC/JS/JT) PQFP 3.3 V I/O
(IBIS) 80960Jx (JC/JS/JT) PQFP 5 V I/O
[IBIS]80960JA/JF (16,25,33MHz) 132-Pin PGA

Specification Updates
80960Jx Processor Specification Update

Back to Top