AP-704: A Simple DRAM Controller for 25/16 MHz i960® CA/CF Microprocessors
This application note describes a simple DRAM controller for use with 25 and 16 MHz i960 ® Cx processors. Other application notes are available which describe DRAM controllers for the i960 Cx and Jx processors. This document contains general DRAM controller theory, state machine definitions and timing diagrams. It also contains the PLD equations used to build and test the prototype design.
- File Name/Size:
- 27262801.pdf
- 397403 bytes
- Download From:
-
FTP Server
-
Web Server (Available for byte serving)
|
