Intel® 82093AA I/O Advanced Programmable Interrupt Controller (I/O APIC) Datasheet

The 82093AA I/O Advanced Programmable Interrupt Controller (I/O APIC) provides multi-processor interrupt management and incorporates both static and dynamic symmetric interrupt distribution across all processors. In systems with multiple I/O subsystems, each subsystem can have its own set of interrupts. Each interrupt pin is individually programmable as either edge or level triggered. The interrupt vector and interrupt steering information can be specified per interrupt. An indirect register accessing scheme optimizes the memory space needed to access the I/O APIC's internal registers. To increase system flexibility when assigning memory space usage, the I/O APIC's two-register memory space is re-locatable.

Specification Update for this document: 290710.htm

File Name/Size:
29056601.pdf
128103 bytes
Download From:
U.S. FTP Server (Download within North America)
Mirror FTP Sites (Download from international areas)
U.S. Web Server (Available for byte serving)