Home  ›  Hardware Design  ›  Hardware Design Site Archives  ›  Peripheral Components  ›  82091AA: Hardware Strapping Configuration
82091AA: Hardware Strapping Configuration
 
Hardware Basic Configuration Mode (HWB)
Configuration Register ISA Address (INDEX/TARGET) @ 398H/399H
FDC enabled at primary (3F0-3F7) and IDE enabled at primary (1F0-1F7)
5V operation only
Default
CFG Signal Pin Name Pin # PU/PD Note
CFGDIS HEN# 94 PD AIP configuration access enabled
CFGMOD1 PPDIR 72 PU CFGMOD1:0 determine the AIP configuration mode
CFGMOD0 DEN# 95 PU HWB config mode
DDCFG1
DDCFG0
IDECS1#
IDECS0#
91
92
PU
PU
DDCFG1:0 deterines FDC and IDE enable/disable and address
SPCFG0 SOUTA 39 PU SPCFG3:0 deterimine Serial Port A and B enable/disable, address and IRQ configuration
SPCFG1 SOUTB 47 PD SPA enabled at address 3F8-F with IRQ4
SPCFG2 RTSA# 38 PD SPB enabled at address 2F8-F with IRQ3
SPCFG3 RTSB# 46 PU  
PPCFG0
PPCFG1
DTRA#
DTRB#
41
49
PU
PD
PPCFG1:0 deterimine Parallel Port enable/disable, address and IRQ configuration (AT mode default). Parallel Port enabled at address 378-F IRQ7
Extended Hardware Configuration Mode (HWE)

HWEa (Hardware Extended) configuration mode

Configuration Register ISA Address (INDEX/TARGET) @ 26EH/26FH
FDC enabled at primary (3F6-3F7H) and IDE enabled at primary (1F0-1F7)
Parallel port PS/2-Compatible
Support 2 floppy drives
5V operation only
CFG Signal Pin Name Pin # PU/PD Note
CFGDIS HEN# 94 PD AIP configuration access enabled
CFGMOD1 PPDIR 72 PU CFGMOD1:0 determine the AIP configuration mode
CFGMOD0 DEN# 95 PD HWE config mode
DDCFG1
DDCFG0
IDECS1#
IDECS0#
91
92
PU
PU
DDCFG1:0 determines FDC and IDE enable/disable and address
CLKSEL SOUTA 39 PD Tie this signal low with a 10K resistor for 24MHz
PPMOD0
PPMOD1
SOUTB
RTSA#
47
38
PU
PD
PPMOD(1:0) Parallel Port Hardware mode
FDDQTY RTSB# 46 PD FDDQTY Floppy Disk Drive Quantity
CFGADS DTRA# 41 PD CFGADS=Configuration register address select
VSEL DTRB# 49 PD VSEL Power Supply Voltage Select
HWEb (Hardware Extended) Configuration Mode
Configuration Register ISA Address (INDEX/TARGET) @ 26EH/26FH
FDC enabled at primary (3F6-3F7H) and IDE enabled at primary (1F0-1F7)
Parallel port enabled @378h-37Fh with IRQ7
5V operation only
CFG Signal Pin Name Pin # PU/PD Note
CFGDIS HEN# 94 PD AIP configuration access enabled
CFGMOD1 PPDIR 72 PU CFGMOD1:0 determine the AIP configuration mode
CFGMOD0 DEN# 95 PD HWE config mode
DDCFG1
DDCFG0
IDECS1#
IDECS0#
91
92
PU
PU
DDCFG1:0 deterines FDC and IDE enable/disable and address
SPCFG0 SOUTA 39 PU SPCFG3:0 deterimine Serial Port A and B enable/disable, address and IRQ configuration
SPCFG1 SOUTB 47 PD SPA enabled at address 3F8-F with IRQ4
SPCFG2 RTSA# 38 PD SPB enabled at address 2F8-F with IRQ3
SPCFG3 RTSB# 46 PU  
PPCFG0
PPCFG1
DTRA#
DTRB#
41
49
PU
PD
PPCFG1:0 deterimine Parallel Port enable/disable, address and IRQ configuration (AT mode default). Parallel Port enabled at address 378-F IRQ7
Software Add-In Configuration Mode (SWAI)
Configuration Register ISA Address (INDEX/TARGET) @ 26EH/26FH
Serial Ports disabled (default for SWAI)
Parallel Port disabled (default for SWAI)
FDC enabled for two drives at the primary address
IDE enabled at primary address (default for SWAI)
5V operation only
CFG Signal Pin Name Pin # PU/PD Note
(NA) HEN# 94 - No assigment for SWAI mode, PU/PD not req.
CFGMOD1 PPDIR 72 PD CFGMOD1:0 determine the AIP confiuration mode
CFGMOD0 DEN# 95 PU SWAI config mode
(NA) IDECS1# 91 - No assigment for SWMB mode, PU/PD not req.
(NA) IDECS0# 92 - No assigment for SWMB mode, PU/PD not req.
CLKSEL SOUTA 39 PD Tie this signal low with a 10K resistor for 24MHz
(NA) SOUTB 47 - No assigment for SWMB mode, PU/PD not req.
(NA) RTSA# 38 - No assigment for SWMB mode, PU/PD not req.
(NA) RTSB# 46 - No assigment for SWMB mode, PU/PD not req.
CFGADS DTRA# 41 PU Pull-Up selects config address 26Eh-26Fh
VSEL DTRB# 49 PD 5 volt operation
Software Motherboard Configuration Mode (SWMB)
Configuration Register ISA Address (INDEX/TARGET) @ 24H/25H
Serial Ports disabled (default for SWMB)
Parallel Port disabled (default for SWMB)
FDC enabled for two drives at the primary address
IDE enabled at primary address (default for SWMB)
5V operation only
CFG Signal Pin Name Pin # PU/PD Note
(NA) HEN# 94 - No assigment for SWMB mode, PU/PD not req.
CFGMOD1 PPDIR 72 PD CFGMOD1:0 determine the AIP confiuration mode
CFGMOD0 DEN# 95 PD SWMB config mode
(NA) IDECS1# 91 - No assigment for SWMB mode, PU/PD not req.
(NA) IDECS0# 92 - No assigment for SWMB mode, PU/PD not req.
CLKSEL SOUTA 39 PD Tie this signal low with 10K resistor for 24MHz
(NA) SOUTB 47 - No assigment for SWMB mode, PU/PD not req.
(NA) RTSA# 38 - No assigment for SWMB mode, PU/PD not req.
(NA) RTSB# 46 - No assigment for SWMB mode, PU/PD not req.
CFGADS DTRA# 41 PU Pull-Up selects config address 24-25
VSEL DTRB# 49 PD 5 volt operation

Intel Corporation disclaims all warranties and liabilities for the use of this document and the information contained herein, and assumes no responsibility for any errors which may appear in this document. Intel makes no commitment to update the information contained herein, and may make changes at any time without notice. There are no express or implied licenses granted hereunder to any intellectual property rights of Intel Corporation or others to design or fabricate Intel integrated circuits or integrated circuits based on the information in this document.

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

Other product and corporate names may be trademarks or registered trademarks of other companies, and are used only for explanation and to the owners' benefit, without intent to infringe.

Back to Top