• <More on Intel.com

Andres Mejia: Biography

Andres Mejia

Andres Mejia is a Senior Research Scientist at Intel Labs in Santa Clara. His research interests include high speed interconnects, cache organization, performance modeling/analysis and verification. He received his Ph.D. degree in Computer Science from Technical University of Valencia. He was a visiting researcher at the Jönköping University, (Sweden) in 2007. His prior industry experience includes work at Nortel Networks (2001), Internexa (2003), Sun Microsystems (2007) and Intel Corporation (2008).

Publications:

  • J. Flich, T. Skeie, A. Mejia, O. Lysne, M. Koibuchi, T. Rokicki, J.C. Sancho, P. Lopez, A. Robles, and J. Duato. A Survey of Topology Agnostic Algorithms. Transactions on Parallel and Distributed Systems Vol PP No. 99. ISSN: 1045-9219. March 2012.
  • R. Tornero, J. M. Orduna, A. Mejia, J. Flich and J. Duato. A Communication-Driven Routing Technique for Application-Specific NoCs. International Journal of Parallel Programming Vol 39 No. 3 ISSN: 0885-7458 pp: 357-374. Springer Netherlands, June 2011.
  • Flexible and Adaptive On-chip Interconnect for Tera-Scale Architectures. Tera-Scale architecture edition. Intel Technology Journal, Volume 13 Issue 4. ISBN 978-1-934053-24-9, 2009
  • S. Rodrigo, C. Hernandez, J. Flich, F. Silla, J. Duato, S. Medardoni, D. Bertozzi, A. Mejia and D. Dai. Yield-oriented Evaluation Methodology of Networks-on-Chip Routing Implementations. IEEE International Symposium on System-on-Chip SoC-2009. Tampere, Finland, ISBN: 978-1-4244-4465-6, pp: 100-105. October 5-7, 2009
  • R. Holsmark, S. Kumar M. Palesi and A. Mejia. HiRA: A Methodology for Deadlock Free Routing in Hierarchical Networks on Chip. 3rd ACM/IEEE International Symposium on Networks on Chip. San Diego, CA. ISBN: 978-1-4244-4142-6, pp: 2-11. May 10-13, 2009.
  • A. Mejia, M. Palesi, J. Flich, S. Kumar, P. Lopez, R. Holsmark, J. Duato. Region-Based Routing: A Mechanism to Support Efficient Routing in NoCs. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems Vol.17. ISSN: 1063-8210 pp: 356-369. 21 March 2009
  • A. Mejia, J. Flich, J. Duato, R. Tornado, J.M. Orduna, CART: Communication-Aware Routing Technique for Application-Specific NoCs, In 11th IEEE EUROMICRO Conference on DIGITAL SYSTEM DESIGN, ISBN 978-0-7695-3277-6 pp: 26-31. 03 Sept 2008.
  • A. Mejia, J. Flich, J. Duato. On the Potentials of Segment-Based Routing for NoCs. In IEEE 37th International Conference on Parallel Processing (ICPP). Portland, Oregon, USA. , IEEE Computer Society. ISBN: 978-0-7695-3374-2 pp: 594–603. 8-12 Sept 2008.
  • W. Olesisnski, N. Gura, H. Eberle A. Mejia. Low-Latency Scheduling in Large Switches, Symposium on Architectures for Networking and Communications Systems, ISBN: 978-1-59593-945-6 pp: 87-96, Orlando, FL, USA, 3 Dec, 2007.
  • J. Flich, A. Mejia P. Lopez, J. Duato, Region-Based Routing. An Efficient Routing Mechanism to Tackle Unreliable Hardware in Network on Chips. In Proceedings of 1st Network On Chip Symposium, IEEE Computer Society, ISBN: 978-0-7695-2773-4 pp:183-194, Princeton, NJ, USA, 7 May, 2007
  • A. Mejia, J. Flich, J. Duato, SV Reinemo, T. Skeie. Boosting Ethernet Performance by Segment-Based Routing, In Proceedings of 15th Euromicro International Conference on Parallel, Distributed and Network-based Processing, IEEE computer society, ISBN: 0-7695-2784-1 pp: 55-62. Naples, Italy 7 - 9 February, 2007.
  • A. Mejia, J. Flich, J. Duato, SA. Reinemo, T. Skeie. Segment-Based Routing: An Efficient Fault-Tolerant Routing Algorithm for Meshes and Tori, In Proceedings of International Parallel and Distributed Processing Symposium: 20th IPDPS 2006, IEEE computer society, ISBN: 1-4244-0054-6 pp: 10-21, Rhodos - Grece, 25 - 29 april, 2006.
  • A. Mejia, J. Flich, J. Duato, Incrementando las Prestaciones de Ethernet Usando Segment-Based Routing, Proceedings: XVII Jornadas de Paralelismo, pp. 169-174, ISBN: 84-690-0551-0, 18 - 20 septiembre, 2006.
  • A. Mejia, J. Flich, J. Duato, Segment-Based Routing: Un Nuevo Algoritmo de Encaminamiento Agnóstico a la Topología, Proceedings: I Congreso Español de Informática: XVI jornadas de paralelismo, pp. 141-148, Ed. Thompson, ISBN: 84-9732-430-7, Granada - España, 13 - 16 Agosto, 2005.
  • A. Mejia, J. Flich, J. Duato, A Novel Methodology for Efficient Routing in Irregular Networks., TechReport: Universidad Politécnica de Valencia, Research Report, DISCA/0066-2005, URL: http://www.disca.upv.es/articulos/docs/informes/I002_05.PDF, Valencia - España, September, 2005.
  • A. Mejia, J. Flich, J. Duato, Segment-Based Routing: A New Approach to Efficient Topology-Agnostic Routing, Proceedings: International Conference on High Performance Computing: HiPC 2005 – Poster Session, URL: http://www.hipc.org/hipc2005/posters/mejia.pdf, Goa - India, 18 - 21 December, 2005.