The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
AbstractWe investigate how to efficiently build bounding volume hierarchies (BVHs) with surface area heuristic (SAH) on the Intel Many Integrated Core (MIC) Architecture. To achieve maximum performance, we use four key concepts: progressive 10- bit quantization to reduce cache footprint with negligible loss in BVH quality; an AoSoA data layout that allows efficient streaming and SIMD processing; high-performance SIMD kernels for binning and partitioning; and a parallelization framework with several build-specific optimizations. The resulting system is more than an order of magnitude faster than today’s high-end GPU builders for comparable BVHs; it is usually faster even than spatial median builders; it can build SAH BVHs almost as fast as existing GPUs and CPUs- and CPU-based approaches can build regular grids; and in aggregate “build+render” performance is significantly faster than either of these systems, be it CPU or GPU, BVH, kd-tree, or grid.Read the full Construct SAH BVHs on Intel® Many Integrated Core Architecture White Paper.
Johnson and Demain on hologram research including 3D camera capture, and projection technology.
Johnson and Varma on creating chips to sequence genes and medicine tailored to personal genetic codes.
Teaser video for the Sponsors of Tomorrow webisodes which showcase the technologies of tomorrow.
Brian David Johnson, Justin Rattner and Alan Kay discuss visioning, inventing, and creating the future.
Johnson and Morgansen on autonomous vehicles exploring hostile environments such as oceans.
Intel Futurist Brian David Johnson explains the "future-casting" process at Intel.