The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
Intel® Itanium® Processor 9000 and 9100 Series DatasheetThe dual-core Intel® Itanium® processor 9000 and 9100 series employs Explicitly Parallel Instruction Computing (EPIC) design concepts for a tighter coupling between hardware and software. In this design style, the interface between hardware and software is engineered to enable the software to exploit all available compile-time information and efficiently deliver this information to the hardware. It addresses several fundamental performance bottlenecks in modern computers, such as memory latency, memory address disambiguation, and control flow dependencies. The EPIC constructs provide powerful architectural semantics and enable the software to make global optimizations across a large scheduling scope, thereby exposing available Instruction Level Parallelism (ILP) to the hardware. The hardware takes advantage of this enhanced ILP, and provides abundant execution resources. Additionally, it focuses on dynamic run-time optimizations to enable the compiled code schedule to flow at high throughput. This strategy increases the synergy between hardware and software, and leads to greater overall performance.The Dual-Core Intel Itanium processor 9000 and 9100 series provides a 6-wide and 8-stage deep pipeline, running at up to 1.6 GHz. This provides a combination of abundant resources to exploit ILP as well as increased frequency for minimizing the latency of each instruction. The resources consist of six integer units, six multimedia units, two load and two store units, three branch units, two extended-precision floating-point units, and one additional single-precision floating-point unit per core. The hardware employs dynamic prefetch, branch prediction, a register scoreboard, and non-blocking caches to optimize for compile-time non-determinism. Three levels of on-die cache minimize overall memory latency. This includes up to a 24 MB L3 cache, accessed at core speed, providing up to 8.53 GB/sec. of data bandwidth. The system bus is designed to support up to four physical processors (on a single system bus), and can be used as an effective building block for very large systems. The balanced core and memory subsystem provide high performance for a wide range of applications ranging from commercial workloads to high-performance technical computing.Read the full Intel® Itanium® Processor 9000 and 9100 Series Datasheet.
Pauline Nist (Intel) and Jim Totton (Red Hat) discuss their collaborative value to enterprise computing.
Leading server innovation with the Intel® Xeon® processor E7 family for higher speed and capacity.
Video: Intel IT Tune Up contest winner discusses their upgrade to an Intel® Xeon® processor-based server.
Introducing Jasper Forest: the newest addition to the Intel® Xeon® processor family.
Showcases Intel technology in broadcast equipment and servers at the National Association of Broadcasters.
Video: Intel® 6Gb/s RAID controllers features, benefits, and technical specs outlined.