Dashboard

Find Content

Refine Results
Related Content

Selected Filters

  • 140 Results
  • Items Per Page

Improving Performance of Communication Infrastructure Systems

Platform Brief: Consolidate and run diverse workloads at a high throughput with built-in Intel® QuickAssist Technology acceleration. (v.1, Nov. 2013)

Preview | Download

Intel® 5 Series Chipset and Intel® 3400 Series Chipset Spec Update

Specification Update: Intel® 5 series chipset and Intel® 3400 series chipset, clarifications, changes, and documentation errata.

Preview | Download

Pattern Matching Performance with HyperScan* Software: Brief

Solution Brief: Discusses pattern matching performance optimization of Sensory Networks HyperScan* software with Intel® Xeon® processors.

Preview | Download

Data Plane Packet Processing Embedded Intel® Architecture: Paper

White Paper: Discusses techniques for overcoming challenges to achieve high-performance data plane packet processing on embedded Intel® architecture.

Preview | Download

Intel® Xeon® Processor E5-2400 for Intelligent Systems: Brief

Brief: Ideal for intelligent systems, the Intel® Xeon® processor E5-2400 series offers performance needed for compute-intensive applications.

Preview | Download

Open Standards for Open Source Software

Support open standards and improve NFV and SDN with Intel® Open Network Platform reference designs and Open Software Community solutions.

Optimized AES Galois-Counter Mode Software

Software: Various versions of AES Galois-Counter Mode assembly code optimized for different Intel® Architecture Processors.

Intel® Multi-Buffer Crypto for IPSec: Install Package

Install Package: Download the Intel® Multi-Buffer Crypto for IPSec, including a comprehensive library of functions for different Intel® architectures.

Optimized ISCSI CRC Using CRC32 Instruction Software

Software: Optimized code to compute the Internet Small Computer System Interface cyclic redundancy check using CRC32 and PCLMULQDQ instructions.

Software: Fast CRC16 Code for T10 DIF

Software: Use this optimized function to compute a 16-bit cyclic redundancy check as defined in the T10 DIF standard using PCLMULQDQ instruction.