Dashboard

Find Content

Refine Results
Related Content

Selected Filters

  • 70 Results
  • Items Per Page

Set up an Intel® Intelligent Test System to an Intel® Server Board

This video shows how to set up an Intel® Intelligent Test System (Intel® ITS) configuration using an Intel® Server Board as a System Under Test (SUT).

Intel® 64 and IA-32 Architectures Software Developer Manuals

Downloadable software developer manuals and CD-ROM resource ordering information for Intel® 64 and IA-32 architectures.

Intel® Intelligent Test System Client Manager Software: Setup

Discover how to set up and run the Intel® Intelligent Test System (Intel® ITS) client manager software with your System Under Test (SUT).

Secure PMU Access with User-Space Profilers

White Paper: Proposes a method for granting PMU Model Specific Register read and write access to user-space profilers in a secure manner.

Preview | Download

Intel® Intelligent Test System (Intel® ITS) Meets Firmware Testing Challenges

See how you can face the challenges of firmware testing and get to market without delays using the Intel® Intelligent Test System.

Non-Volatile Memory

3D XPoint™ is a new breakthrough in non-volatile memory technology enabling memory-like performance at storage-like capacity and cost.

Segmented Memory Protection on Intel® Microarchitecture

White Paper: Emphasizes aspects of the segmented memory protection mechanism on Intel® technology for improving performance. (v.1, Oct. 2011)

Preview | Download

How to Implement a 64B PCIe* Burst Transfer on Intel® Architecture

White Paper: How to implement a 64B PCIe* burst transfer on Intel® architecture using cache attributes and fence instructions. (v.1, Feb. 2013)

Preview | Download

JTAG Tutorial: IEE 1149.x and Software Debug

White Paper: Quick JTAG 101 overview of the various implementations and names of debug methods to help users migrate to IA-32. (Jan. 2009)

Preview | Download

Migration Solutions for Embedded Intel® Architecture

Klocwork analyzes source code and inspects codebase before Intel® architecture migration, minimizing cost, effort, and complexity. (v.1, Oct. 2011)