Covers core code and services required for an implementation of the CPU I/O Protocol of the Intel® Platform Innovation Framework for EFI.
Defines core code for an implementation of the cache data hub subclass of the Intel® Platform Innovation Framework for EFI.
Human Interface Infrastructure Specification describes how the Intel® Platform Innovation Framework for EFI manages user input.
Defines core code for an implementation of the Human Interface Infrastructure of the Intel® Platform Innovation Framework for EFI.
Defines the core code and services required for implementation of the System Management Mode of the Intel® Platform Innovation Framework for EFI.
This document contains updates to Intel® 7500 Scalable Memory Buffer. It is a compilation of device and documentation clarifications and changes.
Defines core code for implementation of Human Interface Infrastructure of the Intel® Platform Innovation Framework for EFI.
Defines core code for an implementation of the Pre-EFI Initialization phase of the Intel® Platform Innovation Framework for EFI.
Updated: Defines the basic components, status code classes, and status code architecture required for Intel® Platform Innovation Framework for EFI.
This document describes the mechanisms by which the Intel® Platform Innovation Framework for EFI (the “Framework”) manages user input.