Dashboard

Find Content

Refine Results
Embedded Content Library

Selected Filters

  • 1295 Results
  • Items Per Page

Enhance Content Inspection with HyperScan*

Intel’s Chris Clark shows how HyperScan* software enhances content inspection by efficient matching of large data sets and patterns at RSA 2014.

Increase Data Center Security and Speed with Wind River INP*

Wind River INP* software on Intel® architecture demo shows flexibility, security, and speed benefits for application packet management at RSA 2014.

Scaling Deep Packet Inspection with HyperScan*

Deep packet inspection on Wind River Open Virtualization* and HyperScan* demos improved security against threats to virtualized networks at RSA 2014.

Packet Processing On Intel® Architecture with Intel® DPDK

Explains how packet processing on Intel® architecture and Intel® Data Plane Development Kit improve standard high-volume server performance.

El procesamiento de paquetes se mejora mediante el software Intel® DPDK

Las mejoras en la arquitectura multi-core hacen que el procesamiento de paquetes sea viable en los procesadores Intel®, lo que trae como resultado un mayor desempeño y menores costos de hardware.

インテル® データ・プレーン開発キット・ソフトウェアによってパケット処理を強化

マルチコア・アーキテクチャーの改良によりパケット処理がインテル® プロセッサーで実行可能になり、高い性能の確保とハードウェア・コストの削減が可能になりました。

Intel® Data Plane Development Kit: Programmer’s Guide

Programmer’s Guide: optimization guidelines for the Intel® Data Plane Development Kit. (v.1.5, Dec. 2012)

Packet Processing is Enhanced with Software from Intel® DPDK

Improvements to multi-core architecture make packet processing viable on Intel® processors, resulting in high performance and reduced hardware costs.

Packet Processing is Enhanced with Software from Intel® DPDK

Improvements to multi-core architecture make packet processing viable on Intel® processors, resulting in high performance and reduced hardware costs.

Packet Processing is Enhanced with Software from Intel® DPDK

Improvements to multi-core architecture make packet processing viable on Intel® processors, resulting in high performance and reduced hardware costs.