Dashboard

Find Content

Refine Results
Embedded Content Library

Selected Filters

  • 202 Results
  • Items Per Page

Intel® Atom™ Processors 400/500 with Intel® 82801HM I/O Controller

The embedded Intel® Atom™ processor 400/500 series with Intel® 82801HM ICH provides rich I/O functions and integrated graphics and memory control.

App Addendum: Intel® Core™ i5 Processor 520E

App Power Addendum: Provides power numbers for the Intel® Core™ i5 processor 520E while running real-life applications. (v.1, Jan. 2011)

Preview | Download

Dynamic Power Management Framework for Multi-Core Processors

Presentation: Discusses dynamic power management for multi-core processors that increases throughput without significantly increasing power.

Preview | Download

Intel® Atom™ Processor Performance Optimization

Article: The goal of processor optimization is a satisfactory equilibrium for single core, multi-core, and power performance. (v.1, Nov. 2010)

Preview | Download

Power Delivery for Embedded Platforms

White Paper: Power delivery requirements and suggested solutions for designing embedded platforms with Intel® Atom™ processors. (v.001, Apr. 2011)

Preview | Download

2nd Generation Intel® Core™ Processor Power Management

Intel® Core™ processor power management technology puts devices in a lower power state when workload decreases. (v.1, Jan. 2011)

Verifying Intel® Turbo Boost Technology on a System

Demonstrates how to verify whether a system is engaged in Intel® Turbo Boost Technology by using utilities and registers. (v.1, Oct. 2010)

Writing Low-Power Use Software

Article: Mobile devices have redefined computational efficiency, requiring low-power software to preserve battery life. (v.1, July 2011)

Preview | Download

Intel® Xeon® Processor 5300 Series: Specification

Specification: Electrical, mechanical, and thermal specifications for the Intel® Xeon® processor 5300 series, including signal quality. (July 2007)

Preview | Download

Reducing S3 State Power on Calpella Platform

White Paper: Describes a system-level implementation to reduce processor power use on the Calpella platform during ACPI S3 state. (v.1, Aug. 2009)