The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
BOM Cost Reduction: Remove Intel® Atom™ Processor E6xx S3 StateExecutive SummaryIn today’s embedded design, designers are increasingly concerned with reducing system power. When systems experience extended periods of idle time, power can be greatly reduced when a processor transits into System Sleeping Power States (S-States). With the additional S-States to support, this means additional power rails need to be supplied by the platform and incur extra components such as voltage regulator, switches, etc.In reality, there are applications that do not require extra sleep states due to performance demand and its usage environment. Having extra sleep states translates into extra components and increased Bill of Materials (BOM) cost. With the understanding that Intel® Atom™ processor E6xx can be positioned in multiple segments, this idea of removing additional power rails can be adopted in segments such as industry control and In-Vehicle-Infotainment (IVI).This document presents an overview of system power states in the Intel Atom processor E6xx, and shows the remaining power rails after removal of the S3 power state. The estimated BOM cost savings is also shown to highlight the benefits of removing the S3 power state.Read the full BOM Cost Reduction: Remove Intel® Atom™ Processor E6xx S3 State White Paper.
Overviews the Intel® Atom™ processor E6xx series’ features and compatibility.
Features and benefits include a variety of supported operating systems, software, and other tools.
First Intel® Atom™ processor-based system-on-chip offers embedded system integration and flexibility.
Demo of Intel® Atom™ processor E6xx video decode capability highlights improved performance.
Overview includes performance, processor, thermal, and system states. (v.001, Aug. 2011)
Discusses increasing throughput for multi-core processors. (v.1, June 2009)