The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
Non-Transparent Bridge Enables Connectivity: White PaperIntroductionThe Intel® Xeon® processor C5500/C3500 series is the next generation of high-performance, multi-core architecture targeted for embedded, and storage use cases. Based on 45nm technology, the architecture integrates multiple processor cores, memory controller, PCI Express* (PCIe) interface, Crystal Beach DMA engines, and I/O virtualization blocks in a single chip. Augmenting several embedded features is the integration of Non-Transparent Bridge (NTB) which enables high speed connectivity between one Intel Xeon Processor-based platform to another (or other IA or non-IA platform via the PCIe interface).This paper provides a detailed look at the non-transparent bridge device integrated into the Intel Xeon processor C5500/C3500 series.Read the full Non-Transparent Bridge Enables Connectivity White Paper.
Intel® Xeon® processors provide power savings, scalability performance, integration, and more.
Demo runs two OSs with Intel® architecture and virtualization for wireless medical use case.
Telecommunications computing architecture for industrial and military use. (v.1, Feb. 2011)
Processor array reduces image resolution time for radar analytics. (v.1, Feb. 2011)
Platform overview covers new Intel® Atom™ processor with Intel® NM10 Express Chipset features.
Discusses Intel® Atom™ LEAP* architecture and embedded systems instructions for energy efficiency.