The browser version you are using is not recommended for this site.
Please consider upgrading to the latest version of your browser by clicking one of the following links.

DDR Signal Integrity and Layout

Vira Ragavassamy presents practical tips and steps for signal integrity simulation on a DDR interface, including new memory controller features.