The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
How to Implement a 64B PCIe* Burst Transfer on Intel® ArchitectureExecutive SummaryTo transfer data between two memory regions through PCIe* transactions, there are two alternatives:• Through DMA configuration• Through the core bus interface unitIn this paper, we focus on the second method and describe a way to transfer 64B of data in a single burst through the CPU core bus interface unit (BIU) to a memory region (outside of the CPU core and not part of cache hierarchy) reserved for a PCIe* device. The fundamental principle of this approach is to change the cache attribute of the PCIe* device memory region. With this approach, the I/O property of PCIe* memory is closely retained (no cache is used for retaining data on core) and a long burst PCIe* transfer is feasible. This method makes the best use of system bus and PCIe* bus bandwidth.Read the full How to Implement a 64B PCIe* Burst Transfer on Intel® Architecture.
Use four controllers in different ways to meet the needs of the system. (v.001, Dec. 2010)
Demos tools, oscilloscope, platform, waveform analysis, SigTest software, and reports. (v.001, Mar. 2010)
Minimize concerns of cost, effort, and complexity. (v.001, Oct. 2011)