The browser version you are using is not recommended for this site.Please consider upgrading to the latest version of your browser by clicking one of the following links.
We are sorry, This PDF is available in download format only
Embedded with Innovation, Workload ConsolidationThe explosion of content and services on billions of smart connected devices is driving exponential growth in network traffic, processing workloads and infrastructure costs. Mobile consumers want rich content delivered anytime/anywhere, and growing demand forces service providers to scrutinize capital expenditures (CapEx). At the same time, infrastructure energy costs drive operating expenses (OpEx) higher.Consolidating communications workloads on Intel® architecture can help you meet growing network traffic demands with the added benefits of faster, lower cost development.Running multiple applications on a single piece of equipment increases system functionality. Reducing the number of boards to build, inventory, maintain and support helps you cut operating costs.Going forward, adding processor cores lets you scale performance while meeting cost and performance targets, without impacting your code base.Traditional designs have multiple processor architecturesIn traditional designs, a single network device, such as a radio network controller or a wireless base station requires multiple processing architectures to handle unique workloads.Look under the hood and you find general-purpose processors for application and control plane processing, network processors for packet processing and an alphabet soup of dedicated chips for signal processing. Just one base station can have boards with CPUs, NPUs, DSPs, FGPAs, ASICs, and ASSPs, each requiring its own firmware and software.Intel® architecture enables 4-to-1 workload consolidationIntel’s scalable family of code-compatible Intel® Xeon® processors has the flexibility to meet top-to-bottom performance requirements of network equipment. So now you can consolidate applications and services processing, control plane processing, packet processing, and signal processing. And you can do it all on a single scalable architecture that’s adaptable to a broad range of products.Read the full Embedded with Innovation, Workload Consolidation Technology Brief.
Intel’s Jim St. Leger and NEC’s Kuzuhiko Harasaki, discuss vEPC* solutions and Intel® DPDK for NFV.
Intel® architecture increases flexibility and scalability, and improves performance.
Optimized pattern matching detects malware and helps achieve maximum computing performance.
Explains how Intel® Data Plane Development Kit improves standard high-volume server performance.
Demos high-speed pattern matching with Intel® Data Plane Development Kit and HyperScan*.
Security measures include data encryption/decryption, access controllers, and user management.