The browser version you are using is not recommended for this site.
Please consider upgrading to the latest version of your browser by clicking one of the following links.

We are sorry, This PDF is available in download format only

Untitled Document

Intel® E7210 MCH Datasheet

The Intel® E7210 chipset is designed for systems based on the Intel® Pentium® 4 processor with 512-KB L2 cache on 0.13 micron process in the 478-pin package or the processor code named Prescott and supports front-side bus (FSB) frequencies of 400 MHz, 533 MHz, and 800 MHz. The Intel E7210 chipset contains two main components: Memory Controller Hub (MCH) for the host bridge and I/O Controller Hub for the I/O subsystem. The Intel E7210 chipset uses the Intel® 6300ESB I/O Controller Hub (ICH) for the I/O Controller Hub. This document is the datasheet for the Intel E7210 MCH component. The Intel E7210 chipset platform supports the following processors:

• Pentium 4 processor with 512-KB L2 cache on 0.13 micron process in the 478-pin package.
• Processor code named Prescott. The processor code named Prescott returns a processor signature of 00000F3xh when the CPUID instruction is executed with EAX=1. Note: Unless otherwise specified, the term ICH in this document refers to the Intel 6300ESB I/O Controller Hub. Note: Unless otherwise specified, the term processor in this document refers to the Pentium 4 processor with 512-KB L2 cache on 0.13 micron process in the 478-pin package and processor code named Prescott.

Figure 1 shows an example block diagram of an Intel E7210 chipset-based platform. The Intel E7210 chipset is designed for use in a desktop system based on the Pentium 4 processor with 512-KB L2 cache on 0.13 micron process in a 478-pin package and the processor code named Prescott. The processor interface supports the Pentium 4 processor subset of the Extended Mode of the Scalable Bus Protocol. In an Intel E7210 chipset-based platform, the MCH provides the processor interface, system memory interface, CSA interface and hub interface. The MCH provides a Communications Streaming Architecture (CSA) Interface that connects the MCH to a Gigabit Ethernet (GbE) controller. The Intel E7210 chipset platform support 4 GB of system memory. The memory can be 266/333/400 MHz Double Data Rate (DDR) memory components with a 64-bit wide data bus. Available bandwidth is 6.4 GB/s using DDR400 in dual-channel mode.

Read the full Intel® E7210 MCH Datasheet.