Intel® Xeon® processor 5000 sequence
The breakthrough performance, energy efficiency and reliability of the Intel® Xeon® processor-based systems make them the best choice for virtualization and business critical applications, enabling IT to become more efficient and responsive.
SPEC CPU2006* benchmark suite
- Integer throughput performance on SPECint*_rate_base2006 benchmark
- Floating point throughput performance on SPECfp*_rate_base2006 benchmark
- Integer SPEED performance on SPECint*_base2006 benchmark
- Floating point SPEED performance on SPECfp*_base2006 benchmark
Floating point SPEED performance on SPECfp*_base2006 benchmark
Benchmark description
SPEC CPU2006* is a benchmark to measure system efficiency during integer and floating point operations. It consists of an integer test suite containing 12 applications and a floating point test suite containing 17 applications which are extremely computing-intensive and concentrate on the CPU and memory. Other components, such as disk I/O and network, are not measured by this benchmark. SPEC CPU2006 contains two different methods of performance measurement: The first method "SPEED" determines the time required to complete a single task. The second method "rate" determines the throughput, i.e. how many tasks can be completed in parallel. Both methods are additionally subdivided into two measuring runs, "base" and "peak", which differ in the way the compiler optimization is used. The "base" values are always used when results are published the "peak" values are optional. The chart above shows "Base" Floating Point SPEED performance as measured by SPECfp_base2006.
Configuration details Intel® Xeon® processor 5000 sequence
Floating point SPEED performance on SPECfp*_base2006 benchmark
Comparison based on published/submitted results to www.spec.org.
Intel® Xeon® processor 3.80 with 2M L2 cache based platform details
HP ProLiant DL380 G4* server platform with two 64-bit Intel® Xeon® processor 3.80GHz (2M L2 cache, 800 FSB), 8GB memory, Microsoft Windows Server 2003* Ent. SP1, Intel® C++ Compiler 9.1 for 32-bit apps, Build 20060323Z Package ID: W_CC_P_9.1.020. Referenced as published at 11.7. For more information, see http://www.spec.org/cpu2006/results/res2006q3/cpu2006-20060513-00026.html.
Intel® Xeon® processor 5160 based platform details
HP ProLiant DL380 G5* server platform with two Intel® Xeon® processor 5160 (3.00GHz, 4Mb L2 cache), 8GB memory, SUSE* Linux Enterprise Server 10 (x86_64) 2.6.16.46-0.12-smp, Intel® C++ Compiler for Linux version 10.1*. Referenced as published at 18.3. For more information, see http://www.spec.org/cpu2006/results/res2007q4/cpu2006-20070916-02038.html.
Intel® Xeon® processor X5482 based platform details
IBM System x 3450* server platform with two Intel® Xeon® processor X5482 (3.20GHz, 12MB L2 cache, 1600MHz FSB), 32GB memory, 64-Bit SUSE Linux Enterprise Server 10*, Intel® C++ Compiler for Linux32* and Linux64* version 10.1 build 20080730. Referenced as published at 26.5. For more information, see http://www.spec.org/cpu2006/results/res2009q1/cpu2006-20081215-06283.html.
Intel® Xeon® processor X5570 based platform details
Comparison based on published/submitted results to www.spec.org.
Bull SAS BL265+* server platform with two Intel® Xeon® processor X5570 (2.93 GHz, 8MB L3, 6.4 GT/s, 4-core, 95W TDP), 48GB memory, SUSE Linux Enterprise Server* (SLES) 11 SP1, Intel® C++ Compiler 12.0 Update 3. Referenced as published at 54.2 as of 25 April 2011. For more information, please, see: http://www.spec.org/cpu2006/results/res2011q1/cpu2006-20110228-14692.html.
Intel® Xeon® processor X5687 based platform details
Comparison based on published/submitted results to www.spec.org.
Fujitsu PRIMERGY RX300 S6* and Fujitsu PRIMERGY TX300 S6* server platforms, each with two Intel® Xeon® processor X5687 (3.60 GHz, 12MB L3, 6.4 GT/s, 4-core, 130W TDP), 48GB memory, SUSE Linux Enterprise Server* (SLES) 11 SP1, Intel C++ Compiler 12.0 Update 3. Referenced as published at 62 as of 25 April 2011. For more information, please see: http://www.spec.org/cpu2006/results/res2011q2/cpu2006-20110328-15258.html and http://www.spec.org/cpu2006/results/res2011q2/cpu2006-20110328-15212.html
Additional information: 1 2 3 4 5 6 7 8 9







