Buscar contenido

Asociaciones de la industria de Intel® TrueScale InfiniBand

Respaldo a los socios de la industria para sostener, desarrollar y probar la especificación de Intel® TrueScale InfiniBand para...

NAG Solves Large Data Problems Quickly

NAG’s Mike Dewar discusses how porting legacy code to Intel® Xeon Phi™ coprocessors enables users to solve large data problems quickly.

Supermicro Reduces Financial and Power Costs with Intel® Xeon Phi™

Supermicro explains how Intel® Xeon Phi™ coprocessor’s parallel workload performance reduces financial and power costs of high performance computing.

ScaleMP Improves Performance of Large Scale Virtual Machines

ScaleMP’s Shai Fultheim explains how Intel® Xeon Phi™ coprocessors run large scale virtual machines without the constraints of physical systems.

PCI Express* Architecture

The Intel® Developer Network for PCI Express* Architecture is a developer community offering access to resources and peers.

PCI Express*

PCI Express* Architecture is a standards-based serial data, multi-lane interconnect for high-performance, scalable interconnects.

PCI Express* (PCIe*) 3.0 Accelerator Features

Summary of PCI Express* capabilities for revision 3.0 accelerator features of the specification.

Vista previa | Descargar

PHY Interface for the PCI Express* Architecture: Revision .9

Specification: PHY interface for PCI Express* Architecture (PIPE), enables development of functionally equivalent PCI Express PHYs, for SATA 3.0.

Vista previa | Descargar

PCI Express* 3.0: PHY Implementation for Intel Platforms

PCI Express* PHY Implementation for Intel Platforms includes encoding scheme, transmitter equalization and timing, and existing usage of K-code.

Vista previa | Descargar

Case Study: Intel PCI and PCI Express*

Case Study: Intel, PCI Express* 3.0, make the PC platform more functional, performance-balanced and responsive for a variety of applications.

Vista previa | Descargar