White Paper: defines a PIPE connector interface to which MAC and PHY vendors can develop.
Preview | Download
Article: Hardware developer trends in enterprise interconnect technologies and how PCI Express* provides a common host connection attach point.
Preview | Download
Presentation: PCI Express* Electrical Requirements for Designing ASICs on Intel Platforms covers background, Silicon TX, silicon RX test, and more.
Preview | Download
Presentation: PCI Express* protocol extensions summary, device architecture considerations, and software development.
Preview | Download
Specification: PHY interface for PCI Express* Architecture (PIPE), enables development of functionally equivalent PCI Express PHYs, for SATA 3.0.
Preview | Download
Specification: PHY interface for PCI Express* and USB SuperSpeed*, enables development of functionally equivalent PCI Express and USB SuperSpeed PHYs.
Preview | Download
Thunderbolt™ technology is a single-cable, I/O technology for data transfers among multiple devices and device types that use different protocols.
The EHCI compliance testing evaluates the EHCI controller function of a USB 2.0 Host controller.
Internal cable interface for USB 3.0 in desktops, focuses on electrical and mechanical requirements of the connector and cable assembly.
Intel® Many Integrated Core (Intel® MIC) architecture is the latest breakthrough in supercomputing speed, performance, and compatibility.