Dashboard

Find Content

Refine Results
Related Content

Active Tags

  • 45 Results
  • Items Per Page

MAC-PHY Interface Connector for the PCI Express* Architecture

White Paper: defines a PIPE connector interface to which MAC and PHY vendors can develop.

Preview | Download

PCI Express* Technology, Enterprise Serial Innovation

Article: Hardware developer trends in enterprise interconnect technologies and how PCI Express* provides a common host connection attach point.

Preview | Download

PCI Express* 3.0: Electrical Requirements for Designing ASICs

Presentation: PCI Express* Electrical Requirements for Designing ASICs on Intel Platforms covers background, Silicon TX, silicon RX test, and more.

Preview | Download

PCI Express* 3.0: Optimize Device Architecture on Intel Platforms

Presentation: PCI Express* protocol extensions summary, device architecture considerations, and software development.

Preview | Download

PHY Interface For the PCI Express* Architecture

Specification: PHY interface for PCI Express* Architecture (PIPE), enables development of functionally equivalent PCI Express PHYs, for SATA 3.0.

Preview | Download

PHY Interface for the PCI Express* and USB SuperSpeed Architectures

Specification: PHY interface for PCI Express* and USB SuperSpeed*, enables development of functionally equivalent PCI Express and USB SuperSpeed PHYs.

Preview | Download

Thunderbolt™ Technology

Thunderbolt™ technology is a single-cable, I/O technology for data transfers among multiple devices and device types that use different protocols.

Universal Serial Bus EHCI Compliance Testing Program

The EHCI compliance testing evaluates the EHCI controller function of a USB 2.0 Host controller.

USB 3.0 Internal Connector and Cable Specification

Internal cable interface for USB 3.0 in desktops, focuses on electrical and mechanical requirements of the connector and cable assembly.

Preview | Download

Intel® Many Integrated Core Architecture - Advanced

Intel® Many Integrated Core (Intel® MIC) architecture is the latest breakthrough in supercomputing speed, performance, and compatibility.