PHY Interface for the PCI Express* Architecture

PCI Express 3.0

Revision .9

©2007 - 2010 Intel Corporation—All rights reserved.

Intellectual Property Disclaimer

THIS SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE.

A COPYRIGHT LICENSE IS HEREBY GRANTED TO REPRODUCE AND DISTRIBUTE THIS SPECIFICATION FOR INTERNAL USE ONLY. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY OTHER INTELLECTUAL PROPERTY RIGHTS IS GRANTED OR INTENDED HEREBY.

INTEL CORPORATION AND THE AUTHORS OF THIS SPECIFICATION DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF PROPRIETARY RIGHTS, RELATING TO IMPLEMENTATION OF INFORMATION IN THIS DOCUMENT AND THE SPECIFICATION. INTEL CORPORATION AND THE AUTHORS OF THIS SPECIFICATION ALSO DO NOT WARRANT OR REPRESENT THAT SUCH IMPLEMENTATION(S) WILL NOT INFRINGE SUCH RIGHTS.

ALL SUGGESTIONS OR FEEDBACK RELATED TO THIS SPECIFICATION BECOME THE PROPERTY OF INTEL CORPORATION UPON SUBMISSION.

INTEL CORPORATION MAY MAKE CHANGES TO SPECIFICATIONS, PRODUCT DESCRIPTIONS, AND PLANS AT ANY TIME, WITHOUT NOTICE.

Notice: Implementations developed using the information provided in this specification may infringe the patent rights of various parties including the parties involved in the development of this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights (including without limitation rights under any party's patents) are granted herein.

This document is an intermediate draft for comment only and is subject to change without notice. Readers should not design products based on this document.

*Other brands and names may be claimed as the property of others.

Contributors

PHY Interface for the PCI Express Architecture				
Dedicated to the memory of Brad Hosler, the impact of whose accomplishments made the Universal				
Serial Bus one of the most successful technology innovations of the Personal Computer era.				

Table of Contents

1	Preface	7
	.1 Scope of this Revision	7
	.2 Revision History	7
2	Introduction	8
	.1 PCI Express PHY Layer	9
3	PHY/MAC Interface	10
4	PCI Express PHY Functionality	12
	.1 Transmitter Block Diagram (2.5 and 5.0 GT/s)	13
	.2 Transmitter Block Diagram (8.0 GT/s)	13
	Receiver Block Diagram (2.5 and 5.0 GT/s)	14
	.4 Receiver Block Diagram (8.0 GT/s)	15
	5 Clocking	15
5	PIPE Interface Signal Descriptions	15
	.1 PHY/MAC Interface Signals	
	5.2 External Signals	
6	PIPE Operational Behavior	
	5.1 Clocking	28
	5.2 Reset	
	5.3 Power Management	28
	Changing Signaling Rate, PCLK Rate, or Data Bus Width	30
	6.4.1 Fixed data path implementations	
	6.4.2 Fixed PCLK implementations	
	5.5 Transmitter Margining	
	5.6 Selectable De-emphasis	
	7.7 Receiver Detection	
	5.8 Transmitting a beacon	
	5.9 Detecting a beacon	
	5.10 Clock Tolerance Compensation	
	5.11 Error Detection	
	6.11.1 8B/10B Decode Errors	
	6.11.2 Disparity Errors	
	6.11.3 Elastic Buffer Errors	
	Loopback	
	Polarity Inversion	
	5.14 Setting negative disparity	
	5.15 Electrical Idle	
	5.16 Link Equalization Evaluation	
	Implementation specific timing and selectable parameter support	
	5.18 Control Signal Decode table	
	Required synchronous signal timings	
_	5.20 128/130b Encoding	
7	Sample Operational Sequences	
	.1 Active PM L0 to L0s and back to L0	
	.2 Active PM to L1 and back to L0	
	.3 Receivers and Electrical Idle	48

PHY Interface for the PCI Express Architecture

,	7.4	Using CLKREQ# with PIPE	19
8	Mu	lti-lane PIPE	51

Table of Figures

Figure 1: Partitioning PHY Layer	9
Figure 2: PHY/MAC Interface.	10
Figure 3: PHY Functional Block Diagram	
Figure 4: Transmitter Block Diagram	
Figure 5: Receiver Block Diagram	
Figure 6: Clocking and Power Block Diagram	
Table of Tables Table 5-1: Transmit Data Interface Signals	
Table 5-2: Receive Data Interface Signals	16
Table 5-3: Command Interface Signals	
Table 5-4: Status Interface Signals	19
Table 5-5: External Signals	

1 Preface

1.1 Scope of this Revision

Revision .71 of the PCI Express 3.0 PHY Interface Specification defines the intended architecture for updating the PCI Express PHY Interface Specification to support PCI Express 3.0. This revision includes support for PCI Express * implementations conforming to the PCI Express Base Specification, Revision 3.0.

1.2 Revision History

Revision Number	Date	Description			
0.1	7/31/02	Initial Draft			
0.5	8/16/02	Draft for industry review			
0.6	10/4/02	Provides operational detail			
0.7	11/4/02	Includes timing diagrams			
0.8	11/22/02	More operational detail. Receiver detection sequence changed.			
0.9	12/16/02	Minor updates. Solid enough for implementations to be finalized.			
0.95	4/25/03	Updates to reflect 1.0a Base Spec. Added multilane suggestions.			
1.00	6/19/03	Stable revision for implementation.			
1.70	11/6/05	First pass at Gen. 2 PIPE			
1.81	12/4/2005	Fixed up areas based on feedback.			
1.86	2/27/2006	Fixed up more areas based on feedback. Added a section on how to handle CLKREQ#.			
1.87	9/28/2006	Removed references to Compliance Rate determination. Added sections for TX Margining and Selectable De-emphasis. Fixed up areas (6.4) based on feedback.			
1.90	3/24/2007	Minor updates, mostly editorial.			
2.00	7/21/2007	Minor updates, stable revision for implementation.			
3.0 Rev .5	8/11/2008	Initial draft with PCI Express 3.0 support.			
3.0 Rev .7	9/15/2009	Updates for TX and RX equalization schemes.			
3.0 Rev	6/15/2010	Additional updates for TX and RX equalization schemes.			
.71					
3.0 Rev .9	9/13/2010	Additional updates for link equalization error handling and initialization.			

2 Introduction

The PHY Interface for the PCI Express Architecture (PIPE) is intended to enable the development of functionally equivalent PCI Express PHY's. Such PHY's can be delivered as discrete IC's or as macrocells for inclusion in ASIC designs. The specification defines a set of PHY functions which must be incorporated in a PIPE compliant PHY, and it defines a standard interface between such a PHY and a Media Access Layer (MAC) & Link Layer ASIC. It is not the intent of this specification to define the internal architecture or design of a compliant PHY chip or macrocell. The PIPE specification is defined to allow various approaches to be used. Where possible the PIPE specification references the PCI Express base specification specification rather than repeating its content. In case of conflicts, the PCI-Express Base Specification shall supersede the PIPE spec.

This spec provides some information about how the MAC could use the PIPE interface for various LTSSM states and Link states. This information should be viewed as guidelines for or 'one way to implement' base specification requirements. MAC implementations are free to do things in other ways as long as they meet the corresponding specification requirements.

One of the intents of the PIPE specification is to accelerate PCI Express endpoint device development. This document defines an interface to which ASIC and endpoint device vendors can develop. Peripheral and IP vendors will be able to develop and validate their designs, insulated from the high-speed and analog circuitry issues associated with the PCI Express PHY interface, thus minimizing the time and risk of their development cycles.

Figure 2-1 shows the partitioning described in this spec for the PCI Express Base Specification.




Figure 2-1: Partitioning PHY Layer for PCI Express

2.1 PCI Express PHY Layer

The PCI Express PHY Layer handles the low level PCI Express protocol and signaling. This includes features such as; data serialization and deserialization, 8b/10b encoding, 128b/130b encoding (8 GT/s), analog buffers, elastic buffers and receiver detection. The primary focus of this block is to shift the clock domain of the data from the PCI Express rate to one that is compatible with the general logic in the ASIC.

Some key features of the PCI Express PHY are:

- Standard PHY interface enables multiple IP sources for PCI Express Logical Layer and provides a target interface for PCI Express PHY vendors.
- Supports 2.5GT/s only or 2.5GT/s and 5.0 GT/s, or 2.5 GT/s, 5.0 GT/s and 8.0 GT/s serial data transmission rate
- Utilizes 8-bit, 16-bit, or 32-bit parallel interface to transmit and receive PCI Express data
- Allows integration of high speed components into a single functional block as seen by the endpoint device designer
- Data and clock recovery from serial stream on the PCI Express bus
- Holding registers to stage transmit and receive data
- Supports direct disparity control for use in transmitting compliance pattern(s)
- 8b/10b encode/decode and error indication

- 128b/130b encode/decode and error indication
- Receiver detection
- Beacon transmission and reception
- Selectable Tx Margining, Tx De-emphasis and signal swing values

3 PHY/MAC Interface

Figure 3-1 shows the data and logical command/status signals between the PHY and the MAC layer. These signals are described in Section 5. Full support of PCI Express at all rates requires 56 control signals and 6 Status signals.




Figure 3-1: PHY/MAC Interface. This specification allows several different PHY/MAC interface configurations to support various signaling rates. The full set of possible widths and PCLK rates is shown in Table 3-1. A PIPE compliant MAC or PHY is only required to support one option for each PCI Express transfer speed that it supports.

Mode	PCLK	Data Width
2.5 GT/s PCI Express	1000 Mhz	8 bits* DataValid signals are used to indicate valid data.
2.5 GT/s PCI Express	500 Mhz	8 bits* DataValid signals are used to indicate valid data.
2.5 GT/s PCI Express	250 Mhz	8 bits
2.5 GT/s PCI Express	250 Mhz	16 bits* DataValid signals are used to indicate valid data.
2.5 GT/s PCI Express	500 Mhz	16 bits* DataValid signals are used to indicate valid data.
2.5 GT/s PCI Express	125 Mhz	16 bits
2.5 GT/s PCI Express	250 Mhz	32 bits* DataValid signals are used to indicate valid data.

2.5 GT/s PCI Express	62.5 Mhz	32 bits
5.0 GT/s PCI Express	1000 Mhz	8 bits* DataValid signals are used to indicate valid data.
5.0 GT/s PCI Express	500 Mhz	8 bits
5.0 GT/s PCI Express	500 Mhz	16 bits* DataValid signals are used to indicate valid data.
5.0 GT/s PCI Express	250 Mhz	32 bits* DataValid signals are used to indicate valid data.
5.0 GT/s PCI Express	250 Mhz	16 bits
5.0 GT/s PCI Express	125 Mhz	32 bits
8.0 GT/s PCI Express 3.0	250 Mhz	32 bits
8.0 GT/s PCI Express 3.0	500 Mhz	16 bits
8.0 GT/s PCI Express 3.0	1000 Mhz	8 bits

Table 3-1. Possible PCLK rates and data widths

Note: When a MAC that implements the TxDataValid signal is using a mode that does not use TxDataValid the MAC shall keep TxDataValid asserted. When a PHY that implements RxDataValid is in a mode that does not use RxDataValid the PHY shall keep RxData valid asserted.

There may be PIPE implementations that support multiples of the above configurations. PHY implementations that support multiple configurations at the same rate must support the width and PCLK rate control signals.

4 PCI Express PHY Functionality

Figure 4-1 shows the functional block diagram of the PHY. The functional blocks shown are not intended to define the internal architecture or design of a compliant PHY but to serve as an aid for signal grouping.




Figure 4-1: PHY Functional Block Diagram

Sections below provide descriptions of each of the blocks shown in Figure 4-1: PHY Functional Block Diagram. These blocks represent high-level functionality that is required to exist in the PHY implementation. These descriptions and diagrams describe general architecture and behavioral characteristics. Different implementations are possible and acceptable.

4.1 Transmitter Block Diagram (2.5 and 5.0 GT/s)




Figure 4-2: Transmitter Block Diagram (2.5 and 5.0 GT/s)

4.2 Transmitter Block Diagram (8.0 GT/s)




Figure 4-3: Transmitter Block Diagram (8.0 GT/s)

4.3 Receiver Block Diagram (2.5 and 5.0 GT/s)




Figure 4-4: Receiver Block Diagram (2.5 and 5.0 GT/s)

4.4 Receiver Block Diagram (8.0 GT/s)




Figure 4-5: Receiver Block Diagram (8.0 GT/s)

4.5 Clocking



Figure 4-6: Clocking and Power Block Diagram

5 PIPE Interface Signal Descriptions

5.1 PHY/MAC Interface Signals

The PHY input and output signals are described in the following tables. Note that Input/Output is defined from the perspective of a PIPE compliant PHY component. Thus a signal described as an "Output" is driven by the PHY and a signal described as an "Input" is received by the PHY. A basic description of each signal is provided. More details on their operation and timing can be found in following sections. All signals on the 'parallel' side of a PIPE implementation are synchronous with PCLK, with exceptions noted in the tables below.

Table 5-1: Transmit Data Interface Signals

Directi	Active	Description
on	Level	Description
Output	N/A	The PCI Express differential outputs from the PHY. All transmitters shall be AC coupled to the media. See section 4.3.1.2 of the PCI Express Base Specification.
		Parallel PCI Express data input bus. For the 16-bit interface, 16 bits represent 2 symbols of transmit data. Bits [7:0] are the first symbol to be transmitted, and bits [15:8] are the second symbol. Bit zero is the first to be transmitted. For the 32-bit interface, 32 bits represent the 4 symbols of transmit data. Bits [23:16] are the third symbol to be transmitted, and bits [31:24] are the fourth symbol.
Input	N/A	Data/Control for the symbols of transmit data. For 32-bit interfaces, Bit 0 corresponds to the low-byte of TxData, Bit3 corresponds to the upper byte. For 16-bit interfaces, Bit 0 corresponds to the low-byte of TxData, Bit 1 to the upper byte. A value of zero indicates a data byte, a value of 1 indicates a control byte. Data bytes are scrambled and control bytes are not.
Input	N/A	Only used at the 8.0 GT/s signaling rate. This signal allow the MAC to instruct the PHY to ignore the data interface for one clock cycle. A value of one indicates the phy will use the data, a value of zero indicates the phy will not use the data.
Input	N/A	Only used at the 8.0 GT/s signaling rate. This signals allow the MAC to tell the PHY the starting byte for a 128b block. The starting byte for a 128b block must always start with Bit 0 of the data interface.
	Output Input Input	on Level Output N/A Input N/A Input N/A Input N/A

Table 5-2: Receive Data Interface Signals

Name	Direction	Active Level	Description
Rx+, Rx-	Input	N/A	The PCI Express differential inputs to the PHY.

RxData[31:0] for 32-bit interface RxData[15:0] for 16-bit interface or RxData[7:0] for 8-bit interface	Output	N/A	Parallel PCI Express data output bus. For 16-bit interface, 16 bits represents 2 symbols of receive data. Bits [7:0] are the first symbol received, and bits [15:8] are the second symbol. Bit zero is the first bit received. For the 32 bit interface, 32 bits represent the 4 symbols of receive data. Bits [23:16] are the third symbol received, and bits [31:24] are the fourth symbol received.
RxDataK[3:0] for 32-bit interface RxDataK[1:0] for 16-bit interface RxDataK for 8-bit interface	Output	N/A	Data/Control bit for the symbols of receive data. For 32-bit interfaces, Bit 0 corresponds to the low-byte of RxData, Bit3 coresponds to the upper byte. For 16-bit interface, Bit 0 corresponds to the low-byte of RxData[15:0], Bit 1 to the upper byte. A value of zero indicates a data byte; a value of 1 indicates a control byte.
RxDataValid	Output	N/A	Only used at the 8.0 GT/s signaling rate. This signal allows the PHY to instruct the MAC to ignore the data interface for one clock cycle. A value of one indicates the phy will use the data, a value of zero indicates the phy will not use the data.
RxStartBlock	Output	N/A	Only used at the 8.0 GT/s signaling rate. This signal allows the PHY to tell the MAC the starting byte for a 128b block. The starting byte for a 128b block must always start with Bit 0 of the data interface.

Table 5-3: Command Interface Signals

Name	Direction	Active Level	Description
TxDetectRx/ Loopback	Input	High	Used to tell the PHY to begin a receiver detection operation or to begin loopback. Refer to Section 6.18 for details on the required values for all control signals to perform loopback and receiver detection operations.
TxElecIdle	Input	High	Forces Tx output to electrical idle when asserted in all power states. • When deasserted while in P0 (as indicated by the <i>PowerDown</i> signals), indicates that there is valid data present on the <i>TxData[]</i> and <i>TxDataK[]</i> pins and that the data must be transmitted. • When deasserted in P2 (as indicated by the <i>PowerDown</i> signals), indicates that a PCI Express PHY should begin transmitting beacon signaling. • TxElecIdle must always be asserted while in power states P0s and P1. Note: The MAC must always have TxDataValid asserted when TxElecIdle is asserted or deasserted. See section 6.3 for the definitions of PHY power states.
TxCompliance	Input	High	Sets the running disparity to negative. Used when transmitting the PCI Express compliance pattern.
RxPolarity	Input	High	Tells PHY to do a polarity inversion on the received data. O PHY does no polarity inversion. 1 PHY does polarity inversion.
Reset#	Input	Low	Resets the transmitter and receiver. This signal is asynchronous.

PowerDown[2:0]	Input	N/A	Power up or down the transceiver. Power states [2] [1] [0] Description 0 0 0 P0, normal operation 0 0 1 P0s, low recovery time latency, power saving state 0 1 0 P1, longer recovery time latency, lower power state 0 1 1 P2, lowest power state. 1 0 0 POWER_STATE_4 Phy specific. 1 0 1 POWER_STATE_5 Phy specific. 1 1 0 POWER_STATE_7 Phy specific. 1 1 POWER_STATE_7 Phy specific. When transitioning from P2 to P1, the signaling is asynchronous (since PCLK is not running).
Rate[1:0]	Input	N/A	Control the link signaling rate. 0 Use 2.5 GT/s signaling rate 1 Use 5.0GT/s signaling rate 2 Use 8.0 GT/s signaling rate 3 Reserved PIPE implementations that only support one signaling rate do not implement this signal.
Width[1:0]	Input	N/A	Control the PIPE data path width 0 8 bits 1 16 bits 2 32 bits 3 Reserved PIPE implementations that only support one option at each signaling rate do not implement this signal.
PCLK Rate[2:0]	Input	N/A	Control the PIPE PCLK rate 0 62.5 Mhz 1 125 Mhz 2 250 Mhz 3 500 Mhz 4 1000 Mhz 5 Reserved 6 Reserved 7 Reserved PIPE implementations that only support one option at each signaling rate do not implement this signal.

TxDeemph[17:0]	Input	N/A	Selects transmitter de-emphasis. When rate is 2.5 or 5.0 GT/s [1:0] De-emphasis level 0 -6dB de-emphasis 1 -3.5dB de-emphasis 2 No de-emphasis. 3 Reserved PIPE implementations that only support 2.5 GT/s do not implement this signal. PIPE PHY implementations that do not support low swing are not required to support the no-de-emphasis mode. When the rate is 8.0 GT/s [5:0] C ₋₁ [11:6] C ₀ [17:12] C ₊₁
RxPresetHint[2:0]	Input	N/A	Provides the RX preset hint for the receiver. These signals are only used at the 8.0 GT/s signaling rate.
FS[5:0]	Input	N/A	Provides the FS value advertised by the link partner. A PHY may optionally consider this value when deciding how long to evaluate TX equalization settings of the link partner. These signals are only used at the 8.0 GT/s signaling rate.
LF[5:0]	Input	N/A	Provides the LF value advertised by the link partner. A PHY may optionally consider this value when deciding how long to evaluate TX equalization settings of the link partner. These signals are only used at the 8.0 GT/s signaling rate.
RxEqEval	Input	High	The PHY starts evaluation of the far end transmitter TX EQ settings while this signal is held high by the MAC. This signal is only used at the 8.0 GT/s signaling rate.

LinkEvaluationFe edbackFigureMe rit[7:0]	Output	N/A	Provides the PHY link equalization evaluation Figure of Merit value. The value is encoded as an integer from 0 to 255. A PHY does not implement these signals if it is does not provide link equalization evaluation feedback using the Figure of Merit format. These signals are only used at the 8.0 GT/s signaling rate.
LinkEvaluationFe edbackDirection Change[5:0]	Output	N/A	Provides the link equalization evaluation feedback in the direction change format. Feedback is provided for each coefficient: [1:0] C ₋₁ [3:2] C ₀ [5:4] C ₁ The feedback value for each coefficient is encoded as follows: 00 - No change 01 - Increment 10 - Decrement 11 - Reserved A PHY does not implement these signals if it is does not provide link equalization evaluation feedback using the Direction Change format. Note: In 8.0 GT/s mode the MAC shall ignore the C ₀ value and use the correct value per the PCI Express specification. These signals are only used at the 8.0 GT/s signaling rate.
InvalidRequest	Input	High	Indicates that the Link Evaluation feedback requested a link partner TX EQ setting that was out of range. The MAC asserts this signal when it detects an out of range error until the next time it asserts RxEQEval. This signal is only used at the 8.0 GT/s signaling rate.

TxMargin[2:0]	Input	N/A	Selec	ts trai	nsmitt	ter voltage levels.
i zaviai gii i[±io]	pat	[2]	[1]	[0]	Description	
			0	0	0	TxMargin value 0 = Normal
						operating range
			0	0	1	TxMargin value 1 = 800-1200mV
				U	1	for Full swing* OR
						_
				1	0	400-700mV for Half swing*
			0	1	0	TxMargin value 2 = required and vendor defined
			0	1	1	TxMargin value 3 = required and vendor defined
			1	0	0	TxMargin value 4 = required
			1			and 200-400mV for Full swing*
						OR 100-200mV for Half swing*
						if the last value or vendor
						defined
			1	0	1	TxMargin value 5 = optional and
			1	U	1	200-400mV for Full swing* OR
						100-200mV for Half swing* if the
						last value OR vendor defined OR
						Reserved if no other values
			1	1	0	supported TyMorgin value 6 – optional and
				1	U	TxMargin value 6 = optional and
						200-400mV for Full swing* OR
						100-200mV for Half swing* if the last value OR vendor defined OR
						Reserved if no other values
			1	1	1	supported
			1	1	1	TxMargin value 7 = optional and
						200-400mV for Full swing* OR
						100-200mV for Half swing* if the
						last value OR Reserved if no other
						values supported
			חוטיי	o :	ممامام	entations that only support DOI
						entations that only support PCI
						2.5GT/s signaling rate do not
TyCyring	Innut	NI/A	•			signal.
TxSwing	Input	N/A	Controls transmitter voltage swing level 0 – Full swing			0
					_	
					_	(optional)
						n of this signal is optional if only
				_		upported.
				_		ot used at the 8.0 GT/s
			signa	aling	rate.	

TxSyncHeader[1:0]	Input	N/A	Provides the sync header for the PHY to use in the next 130b block. The PHY reads this value when the TXStartBlock signal is asserted. This signal is only used at the 8.0 GT/s signaling rate.
RxSyncHeader[1:0]	Output	N/A	Provides the sync header for the MAC to use with the next 128b block. The MAC reads this value when the RxStartBlock signal is asserted. This signal is only used at the 8.0 GT/s signaling rate.
BlockAlignControl	Input	N/A	Controls whether the PHY performs block alignment. This signal is only used at the 8.0 GT/s signaling rate.
RxStandby	Input	N/A	Controls whether the PHY RX is active when the PHY is in P0 or P0s. 0 – Active 1 – Standby RxStandby is ignored when the PHY is in P1 or P2.
RxStandbyStatus	Output	N/A	The PHY uses this signal to indicate its RxStandby state. 0 – Active 1 – Standby RxStandbyStatus is undefined when the power state is P1 or P2.

EncodeDecodeBy pass	Input	N/A	Controls whether the PHY performs encode and decode operations. 0 – Encode/decode performed normally by the PHY. 1 – Encode/decode bypassed. The MAC can only change this signal during reset or in a power state other than P0. When EncodeDecodeBypass is one the TxDataK and RxDataK interfaces are not used. The data bus width is 10, 20, or 40 bits if rate is 2.5 or 5.0 GT/s. The data bus width is 8, 16, or 32 bits if the rate is 8.0 GT/s. The TxStartBlock and RxStartBlock signals are not used. Support of this signal is Optional for a PHY.

Table 5-4: Status Interface Signals

Name	Direction	Active Level	Description
RxValid	Output	High	Indicates symbol lock and valid data on RxData and RxDataK.
PhyStatus	Output	High Used to communicate completion of sev PHY functions including power manager state transitions, rate change, and receiv detection. When this signal transitions centry and exit from P2 and PCLK is not running, then the signaling is asynchrone In error situations (where the PHY fails transitions assert PhyStatus) the MAC can take MA specific error recovery actions.	
RxElecIdle	Output	High	Indicates receiver detection of an electrical idle. While deasserted with the PHY in P2, indicates detection of a beacon. This is an asynchronous signal. Note: It is required at the 5.0 GT/s and 8.0 GT/s rates that a MAC uses logic to detect electrical idle entry instead of relying on the RxElecIdle signal.

RxStatus[2:0]	Output	N/A	Enco	des	ecei	ver status and error codes for	
			the received data stream when receiving data.				
			[2]	[1]	[0]	Description	
			0	0	0	Received data OK	
			0	0	1	1 SKP added	
			0	1	0	1 SKP removed	
			0	1	1	Receiver detected	
			1	0	0	Both 128B/130B decode error and (optionally) Receive Disparity error Disparity errors are not reported when the rate is 8.0 GT/s. Errors in SKP ordered sets shall be reported as 128/130 decode errors. An error in a SKP ordered set shall be reported if there is an error in the first 4N+1 symbols of the skip ordered set.	
			1	0	1	Elastic Buffer overflow	
			1	1	0	Elastic Buffer underflow.	
						This error code is not used if the	
						elasticity buffer is operating in the	
						nominal buffer empty mode.	
			1	1	1	Receive disparity error (Reserved	
						if Receive Disparity error is	
						reported with code 0b100)	

5.2 External Signals

Table 5-5: External Signals

Name	Direction	Active	Description
ivairie	Direction	Level	Description

CLK	Input	Edge	This differential Input is used to generate the bit-rate clock for the PHY transmitter and receiver. Specs for this clock signal (frequency, jitter,) are implementation dependent and must be specified for each implementation. This clock may have a spread spectrum modulation.
PCLK	Output	Rising Edge	Parallel interface data clock. All data movement across the parallel interface is synchronized to this clock. This clock operates at 125MHz, 250MHz, 500 MHz, or 1000 MHz depending on the <i>Rate</i> control input and the data interface width. The rising edge of the clock is the reference for all signals. Spread spectrum modulation on this clock is allowed.
Max PCLK	Output	Rising Edge	Parallel interface data clock. This fixed rate clock operates at the following rate: Max rate supported Max PCLK 2.5 GT/s 250 MHz. 5.0 GT/s 500 MHz. 8.0 GT/s 1000 MHz. This clock is provided whenever PCLK is active.

6 PIPE Operational Behavior


6.1 Clocking

There are two clocks signals used by the PHY Interface component. The first (*CLK*) is a reference clock that the PHY uses to generate internal bit rate clocks for transmitting and receiving data. The specifications for this signal are implementation dependent and must be fully specified by vendors. The specifications may vary for different operating modes of the PHY. This clock may have spread spectrum modulation that matches a system reference clock (for example, the spread spectrum modulation could come from REFCLK from the Card Electro-Mechanical Specification).

The second clock (*PCLK*) is an output from the PHY and is the parallel interface clock used to synchronize data transfers across the parallel interface. This clock runs at 125MHz, 250MHz, or 500 MHz depending on the *Rate* and *PHY Mode* control inputs and data interface width. The rising edge of this clock is the reference point. This clock may also have spread spectrum modulation.

6.2 Reset

When the MAC wants to reset the PHY (e.g.; initial power on), the MAC must hold the PHY in reset until power and *CLK* to the PHY are stable. The PHY signals that *PCLK* is valid (ie. PCLK has been running at its operational frequency for at least one clock) and the PHY is in the specified power state by the de-assertion of *PhyStatus*. While *Reset#* is asserted the MAC should have *TxDetectRx/Loopback* deasserted, *TxElecIdle* asserted, *TxCompliance* deasserted, *RxPolarity* deasserted, *PowerDown* = P1, *TxMargin* = 000b, *TxDeemp* = 1, *PHY Mode* set to the desired PHY operating mode, and *Rate* set to 2.5GT/s signaling rate. The state of *TxSwing* during *Reset#* assertion is implementation specific.



6.3 Power Management

The power management signals allow the PHY to minimize power consumption. The PHY must meet all timing constraints provided in the PCI Express Base Specification regarding clock recovery and link training for the various power states. The PHY must also meet all terminations requirements for transmitters and receivers.

Four power states are defined, P0, P0s, P1, and P2. P0 state is the normal operational state for the PHY. When directed from P0 to a lower power state, the PHY can immediately take whatever power saving measures are appropriate.


In states P0, P0s and P1, the PHY is required to keep *PCLK* operational. For all state transitions between these three states, the PHY indicates successful transition into the designated power state by a single cycle assertion of *PhyStatus*. Transitions into and out of P2 are described below. For all power state transitions, the MAC must not begin any operational sequences or further power state transitions until the PHY has indicated that the initial state transition is completed.

Mapping of PHY power states to states in the Link Training and Status State Machine (LTSSM) found in the base specification are included below.

- P0 state: All internal clocks in the PHY are operational. P0 is the only state where the PHY transmits and receives PCI Express signaling.
 P0 is the appropriate PHY power management state for most states in the Link Training and Status State Machine (LTSSM). Exceptions are listed below for each lower power PHY state.
- P0s state: *PCLK* output must stay operational. The MAC may move the PHY to this state only when the transmit channel is idle. P0s state can be used when the transmitter is in state *Tx_L0s.Idle*.
 - While the PHY is in either P0 or P0s power states, if the receiver is detecting an electrical idle, the receiver portion of the PHY can take appropriate power saving measures. Note that the PHY must be capable of obtaining bit and symbol lock within the PHY-specified time (N_FTS with/without common clock) upon resumption of signaling on the receive channel. This requirement only applies if the receiver had previously been bit and symbol locked while in P0 or P0s states.
- P1 state: Selected internal clocks in the PHY can be turned off. *PCLK* output must stay operational. The MAC will move the PHY to this state only when both transmit and receive channels are idle. The PHY must not indicate successful entry into P1 (by asserting *PhyStatus*) until PCLK is stable and the operating DC common mode voltage is stable and within specification (as per the base spec).
 P1 can be used for the *Disabled* state, all *Detect* states, and *L1.Idle* state of the Link Training and Status State Machine (LTSSM).
- P2 state: Selected internal clocks in the PHY can be turned off. The parallel interface is in an asynchronous mode and *PCLK* output is turned off. The MAC must ensure that the PHY is in 2.5 GT/s signaling mode prior to moving the PHY to P2 state or direct the signaling mode change and PHY power state change at the same time.

When transitioning into P2, the PHY must assert *PhyStatus* before *PCLK* is turned off and then deassert *PhyStatus* when PCLK is fully off and when the PHY is in the P2 state. When transitioning out of P2, the PHY asserts *PhyStatus* as soon as possible and leaves it asserted until after *PCLK* is stable. PHYs should be implemented to minimize power consumption during P2 as this is when the device will have to operate within Vaux power limits (as described in the PCI Express Base Specification).

P2 state can be used in LTSSM states L2.Idle and L2.TransmitWake.



There is a limited set of legal power state transitions that a MAC can ask the PHY to make. Referencing the main state diagram of the LTSSM in the base spec and the mapping of LTSSM states to PHY power states described in the preceding paragraphs, those legal transitions are: P0 to P0s, P0 to P1, P0 to P2, P0s to P0, P1 to P0, and P2 to P0. The base spec also describes what causes those state transitions.

6.4 Changing Signaling Rate, PCLK Rate, or Data Bus Width

The signaling rate of the link, PCLK rate, or the Data Bus Width can be changed only when the PHY is in the P0 or P1 power state and *TxElecIdle* and *RxStandby are* asserted. The rate can be changed, or the width can be changed, or the PCLK rate can be changed, or any combination of the rate and width and PCLK rate, can be changed simultaneously. When the MAC changes the *Rate* signal, and/or the *Width* signal, and/or the *PCLK rate* signal, the PHY performs the rate change and/or the width change and/or the PCLK rate change and signals its completion with a single cycle assertion of *PhyStatus*. The MAC must not perform any operational sequences, power state transitions, deassert *TxElecIdle* or *RxStandby*, or further signaling rate changes until the PHY has indicated that the signaling rate change has completed.


There are instances where LTSSM state machine transitions indicate both a speed change and/or with and/or PCLK rate change and a power state change for the PHY. One of these instances is when the LTSSM transitions to Detect. In this case, the MAC must change (if necessary) the signaling rate to 2.5 GT/s and change the width and/or PCLK rate if necessary before changing the power state to P1. Another instance is when the LTSSM transitions to L2.Idle. Again, the MAC must change (if necessary) the signaling rate to 2.5 GT/s and change the width and/or PCLK rate if necessary before changing the power state to P2.

Some PHY architectures may allow a speed change and a power state change to occur at the same time as a rate and/or width and/or PCLK rate change. If a PHY supports this, the MAC must change the rate and/or width and/or PCLK rate at the same PCLK edge that it changes the *PowerDown* signals. This can happen when transition the PHY from P0 to either P1 or P2 states. The completion mechanisms are the same as previously defined for the power state changes and

indicate not only that the power state change is complete, but also that the rate and/or width and/or PCLK rate change is complete.

6.4.1 Fixed data path implementations


The figure below shows logical timings for implementations that change PCLK frequency when the MAC changes the signaling rate. Implementations that change the *PCLK* frequency when changing signaling rates must change the clock such that the time the clock is stopped (if it is stopped) is minimized to prevent any timers using *PCLK* from exceeding their specifications. Also during the clock transition period, the frequency of *PCLK* must not exceed the PHY's defined maximum clock frequency. The amount of time between when *Rate* is changed and the PHY completes the rate change is a PHY specific value. These timings also apply to implementations that keep the data path fixed by using options that make use of the TxDataValid and RxDataValid signals.



Rate change with fixed data path

6.4.2 Fixed PCLK implementations

The figure below shows logical timings for implementations that change the width of the data path for different signaling rates. PCLK may be stopped during a rate change. These timings also apply to fixed PCLK implementations that make use of the TxDataValid and RxDataValid signals.




Rate change with fixed PCLK frequency

6.5 Transmitter Margining

While in the P0 power state, the PHY can be instructed to change the value of the voltage at the transmitter pins. When the MAC changes *TxMargin*[2:0], the PHY must be capable of transmitting with the new setting within 128 ns.

There is a limited set of legal *TxMargin*[2:0] and *Rate* combinations that a MAC can select. Refer to the PCIe Base Specification for a complete description of legal settings.




Selecting Tx Margining value

6.6 Selectable De-emphasis

While in the P0 power state and transmitting at 5.0GT/s or 8.0 GT/s, the PHY can be instructed to change the value of the transmitter equalization. When the signaling rate is 5.0 GT/s and the MAC changes *TxDeemph*, the PHY must be capable of transmitting with the new setting within 128 ns. When the signaling rate is 8.0 GT/s and the MAC changes *TxDeemph*, the PHY must be capable of transmitting with the new setting with 256 ns.

There is a limited set of legal *TxDeemph* and *Rate* combinations that a MAC can select. Refer to the PCIe Base Specification for a complete description.

The MAC must ensure that *TxDeemph* is selecting -3.5db whenever *Rate* is selecting 2.5 GT/s.




Selecting Tx De-emphasis value

6.7 Receiver Detection

While in the P1 power state, the PHY can be instructed to perform a receiver detection operation to determine if there is a receiver at the other end of the link. Basic operation of receiver detection is that the MAC requests the PHY to do a receiver detect sequence by asserting *TxDetectRx/Loopback*. When the PHY has completed the receiver detect sequence, it asserts *PhyStatus* for one clock and drives the *RxStatus* signals to the appropriate code. After the receiver detection has completed (as signaled by the assertion of *PhyStatus*), the MAC must deassert *TxDetectRx/Loopback* before initiating another receiver detection, a power state transition, or signaling a rate change.


Once the MAC has requested a receiver detect sequence (by asserting *TxDetectRx/Loopback*), the MAC must leave *TxDetectRx/Loopback* asserted until after the PHY has signaled completion by the assertion of *PhyStatus*.



Receiver Detect - Receiver present


6.8 Transmitting a beacon

When the PHY has been put in the P2 power state, and the MAC wants to transmit a beacon, the MAC deasserts *TxElecIdle* and the PHY should generate a valid beacon until *TxElecIdle* is asserted. The MAC must assert *TxElecIdle* before transitioning the PHY to P0.



6.9 Detecting a beacon

The PHY receiver must monitor at all times (except during reset) for electrical idle. When the PHY is in the P2 power state, and *RxElecIdle* is deasserted, then a beacon is being detected.



6.10 Clock Tolerance Compensation


The PHY receiver contains an elastic buffer used to compensate for differences in frequencies between bit rates at the two ends of a Link. The elastic buffer must be capable of holding enough symbols to handle worst case differences in frequency and worst case intervals between SKP ordered-sets as shown in Table 6-1


Phy Mode	Worst Case Frequency Offset	Symbol Depth – Nominal Half Full
DCI Everess	600 ppm	Buffer 7 symbols
PCI Express	600 ppm	/ Symbols

Table 6-1 Minimum Elasticity Buffer Size

For the Nominal Half Full buffer model, the PHY is responsible for inserting or removing SKP symbols in the received data stream to avoid elastic buffer overflow or underflow. The PHY monitors the receive data stream, and when a Skip ordered-set is received, the PHY can add or remove one SKP symbol as appropriate to manage its elastic buffer to keep the buffer as close to half full as possible. Whenever a SKP symbol is added or removed, the PHY will signal this to the MAC using the *RxStatus*[2:0] signals. These signals have a non-zero value for one clock cycle and indicate whether a SKP symbol was added or removed from the received SKP ordered-


set. *RxStatus* shall be asserted during the clock cycle when the COM symbol of the SKP orderedset is moved across the parallel interface.





Clock Correction - Add a SKP

The figure below shows a sequence where a SKP symbol was removed from a SKP ordered-set that only had one SKP symbol, resulting in a 'bare' COM transferring across the parallel interface.



Clock Correction - Remove a SKP

6.11 Error Detection


The PHY is responsible for detecting receive errors of several types. These errors are signaled to the MAC layer using the receiver status signals (*RxStatus*[2:0]). Because of higher level error detection mechanisms (like CRC) built into the Data Link layer there is no need to specifically identify symbols with errors, but reasonable timing information about when the error occurred in the data stream is important. When a receive error occurs, the appropriate error code is asserted for one clock cycle at the point in the data stream across the parallel interface closest to where the error actually occurred. There are four error conditions that can be encoded on the *RxStatus* signals. If more than one error should happen to occur on a received byte (or set of bytes transferred across a 16-bit interface), the errors should be signaled with the priority shown below.

- 1. 8B/10B decode error
- 2. Elastic buffer overflow
- 3. Elastic buffer underflow (Can not occur in Nominal Empty buffer model)
- 4. Disparity error

If an error occurs during a SKP ordered-set, such that the error signaling and SKP added/removed signaling on *RxStatus* would occur on the same CLK, then the error signaling has precedence.

6.11.1 8B/10B Decode Errors


For a detected 8B/10B decode error, the PHY should place an EDB symbol in the data stream in place of the bad byte, and encode *RxStatus* with a decode error during the clock cycle when the effected byte is transferred across the parallel interface. In the example below, the receiver is receiving a stream of bytes Rx-a through Rx-z, and byte Rx-f has an 8B/10B decode error. In place of that byte, the PHY places an EDB on the parallel interface, and sets *RxStatus* to the 8B/10B decode error code. Note that a byte that can't be decoded may also have bad disparity, but the 8B/10B error has precedence. Also note that for a 16-bit interface, if the bad byte is on the lower byte lane, the byte on the higher byte lane may have bad disparity, but again, the 8B/10B error has precedence.



8B/10B Decode Error

6.11.2 Disparity Errors

For a detected disparity error, the PHY should assert *RxStatus* with the disparity error code during the clock cycle when the effected byte is transferred across the parallel interface. For 16-bit interfaces, it is not possible to discern which byte (or possibly both) had the disparity error. In the example below, the receiver detected a disparity error on either (or both) Rx-e or Rx-f data bytes, and indicates this with the assertion of *RxStatus*. Optionally, the PHY can signal disparity errors as 8B/10B decode error (using code 0b100). (MACs often treat 8B/10B errors and disparity errors identically.)




Disparity Error

6.11.3 Elastic Buffer Errors


For elastic buffer errors, an underflow should be signaled during the clock cycle or clock cycles when a spurious symbol is moved across the parallel interface. The symbol moved across the interface should be the EDB symbol. In the timing diagram below, the PHY is receiving a repeating set of symbols Rx-a thru Rx-z. The elastic buffer underflows causing the EDB symbol to be inserted between the Rx-g and Rx-h Symbols. The PHY drives *RxStatus* to indicate buffer underflow during the clock cycle when the EDB is presented on the parallel interface.

Note that underflow is not signaled when the PHY is operating in Nominal Empty buffer mode. In this mode SKP ordered sets are moved across the interface whenver data needs to be inserted.



Elastic Buffer Underflow

For an elastic buffer overflow, the overflow should be signaled during the clock cycle where the dropped symbol or symbols would have appeared in the data stream. For the 16-bit interface it is not possible, or necessary, for the MAC to determine exactly where in the data stream the symbol was dropped. In the timing diagram below, the PHY is receiving a repeating set of symbols Rx-a thru Rx-z. The elastic buffer overflows causing the symbol Rx-g to be discarded. The PHY drives *RxStatus* to indicate buffer overflow during the clock cycle when Rx-g would have appeared on the parallel interface.



Elastic Buffer Overflow


6.12 Loopback

• The PHY must support an internal loopback as described in the corresponding base specification.

The PHY begins to loopback data when the MAC asserts *TxDetectRx/Loopback* while doing normal data transmission (ie. when *TxElecIdle* is deasserted). The PHY must, within the specified receive and transmit latencies, stop transmitting data from the parallel interface, and begin to loopback received symbols. While doing loopback, the PHY continues to present received data on the parallel interface.


The PHY stops looping back received data when the MAC deasserts *TxDetectRx/Loopback*. Transmission of data on the parallel interface must begin within the specified transmit latency.

The timing diagram below shows example timing for beginning loopback. In this example, the receiver is receiving a repeating stream of bytes, Rx-a thru Rx-z. Similarly, the MAC is causing the PHY to transmit a repeating stream of bytes Tx-a thru Tx-z. When the MAC asserts TxDetectRx/Loopback to the PHY, the PHY begins to loopback the received data to the differential Tx+/Tx- lines. Timing between assertion of TxDetectRx/Loopback and when Rx data is transmitted on the Tx pins is implementation dependent.



The next timing diagram shows an example of switching from loopback mode to normal mode.


When the MAC detects an electrical idle ordered-set, the MAC deasserts *TxDetectRx/Loopback* and asserts *TxElecIdle*. The PHY must transmit at least three bytes of the electrical idle ordered-set before going to electrical idle. (Note, transmission of the electrical idle ordered-set should be part of the normal pipeline through the PHY and should not require the PHY to detect the electrical idle ordered-set). The base spec requires that a Loopback Slave be able to detect and react to an electrical idle ordered set within 1ms. The PHY's contribution to this time consists of the PHY's Receive Latency plus the PHY's Transmit Latency (see section 6.13).



Loopback end

6.13 Polarity Inversion


To support lane polarity inversion, the PHY must invert received data when *RxPolarity* is asserted. Inversion can happen in many places in the receive chain, including somewhere in the serial path, as symbols are placed into the elastic buffer, or as symbols are removed from the elastic buffer. Inverted data must begin showing up on *RxData[]* within 20 PCLKs of when *RxPolarity* is asserted.



Polarity inversion

6.14 Setting negative disparity


To set the running disparity to negative, the MAC asserts *TxCompliance* for one clock cycle that matches with the data that is to be transmitted with negative disparity. For a 16-bit interface, the low order byte will be the byte transmitted where running disparity is negative. The example shows how *TxCompliance* is used to transmit the PCI Express compliance.



Setting negative disparity

6.15 Electrical Idle

The base spec requires that devices send an Electrical Idle ordered set before Tx+/Tx- goes to the electrical idle state. For a 16-bit interface, the MAC must always align the electrical idle ordered set on the parallel interface so that the COM symbol is on the low-order data lines (TxDataK[7:0]).



Electrical late

6.16 Link Equalization Evaluation

While in the P0 power state, the PHY can be instructed to perform evaluation of the current TX equalization settings of the link partner. Basic operation of the equalization evaluation is that the MAC requests the PHY to evaluate the current equalization settings by asserting *RxEqEval*. When the PHY has completed evaluating the current equalization settings, it asserts *PhyStatus* for one clock and drives the *LinkEvaluationFeedback* signals to the appropriate feedback response.

After link equalization evaluation has completed (as signaled by the assertion of *PhyStatus*), the MAC must deassert *RxEqEval* before initiating another evaluation.

Once the MAC has requested link equalization evaluation (by asserting *RxEqEval*), the MAC must leave *RxEqEval* asserted until after the PHY has signaled completion by the assertion of *PhyStatus* unless the MAC needs to abort the evaluation due to high level timeouts or error conditions. To abort an evaluation the MAC de-asserts RxEqEval before the PHY has signaled completion. If the MAC aborts the evaluation the PHY must signal completion as quickly as possible. The MAC ignores returned evaluation values in an abort scenario.

6.17 Implementation specific timing and selectable parameter support

PHY vendors (macrocell or discrete) must specify typical and worst case timings for the cases listed in the table below.

TD '. T .	TT: C 1.4
Transmit Latency	Time for data moving between the parallel interface and the
	PCI Express serial lines. Timing is measured from when
	the data is transferred across the parallel interface (ie. the
	rising edge of <i>PCLK</i>) and when the first bit of the
	equivalent 10-bit symbol is transmitted on the $Tx+/Tx$ -
	serial lines. The PHY reports the latency for each
	operational mode the PHY supports.
Receive Latency	Time for data moving between the parallel interface and the
	PCI Express serial lines. Timing is measured from when
	the first bit of a 10-bit symbol is available on the $Rx+/Rx$ -
	serial lines to when the corresponding 8-bit data is
	transferred across the parallel interface (i.e. the rising edge
	of <i>PCLK</i>). The PHY reports the latency for each
	operational mode the PHY supports.
Loopback enable latency	Amount of time it takes the PHY to begin looping back
	receive data. Timed from when TxDetectRx/Loopback is
	asserted until the receive data is being transmitted on the
	serial pins. The PHY reports the latency for each
	operational mode the pHY supports.
Transmit Beacon	Timed from when the MAC directs the PHY to send a
	beacon (power state is P2 and <i>TxElecIdle</i> is deasserted)
	until the beacon signaling begins at the serial pins.
Receive Beacon	Timed from when valid beacon signaling is present at the
	receiver pins until RxElecIdle is deasserted.
N_FTS with common clock	Number of FTS ordered sets required by the receiver to
	obtain reliable bit and symbol lock when operating
	with a common clock.
N_FTS without common clock	Number of FTS ordered sets required by the receiver to
	obtain reliable bit and symbol lock when operating
	without a common clock.
PHY lock time	Amount of time for the PHY receiver to obtain reliable bit
Pri lock time	
	and symbol lock after valid TSx ordered-sets are present at
	the receiver. The PHY reports the time for each operational
DO - DO	mode the pHY supports.
P0s to P0 transition time.	Amount of time for the PHY to return to P0 state, after

P1 to P0 transition time. P2 to P1 transition time.	having been in the P0s state. Time is measured from when the MAC sets the <i>PowerDown</i> signals to P0 until the PHY asserts <i>PhyStatus</i> . PHY asserts <i>PhyStatus</i> when it is ready to begin data transmission and reception. Amount of time for the PHY to return to P0 state, after having been in the P1 state. Time is measured from when the MAC sets the <i>PowerDown</i> signals to P0 until the PHY asserts <i>PhyStatus</i> . PHY asserts <i>PhyStatus</i> when it is ready to begin data transmission and reception. Amount of time for the PHY to go to P1 state, after having been in the P2 state. Time is measured from when the MAC sets the <i>PowerDown</i> signals to P1 until the PHY deasserts <i>PhyStatus</i> .
Reset to ready time	Timed from when <i>Reset#</i> is deasserted until the PHY deasserts <i>PhyStatus</i> .
Data Rate change time.	Amount of time the PHY takes to perform a data rate change. Time is measured from when the MAC changes <i>Rate</i> to when the PHY signals rate change complete with the single clock assertion of <i>PhyStatus</i> . There may be separate values for changing from 2.5 GT/s to 5.0 GT/s or changing from 5.0 GT/s to 2.5 GT/s.
Transmit Margin values supported	Transmitter voltage levels. [2] [1] [0] Description 0 0 0 TxMargin value 0 = 0 0 1 TxMargin value 1 = 0 1 0 TxMargin value 2 = 0 1 1 TxMargin value 3 = 1 0 0 TxMargin value 4 = 1 0 1 TxMargin value 5 = 1 1 0 TxMargin value 6 = 1 1 1 TxMargin value 7 =
Max Equalization Settings for C ₋₁	Reports the maximum number of settings supported by the PHY for the 8.0 GT/s equalization. The maximum number of settings must be less than 64.
Max Equalization Settings for C ₀	Reports the maximum number of settings supported by the PHY for the 8.0 GT/s equalization. The maximum number of settings must be less than 64.
Max Equalization Settings for C ₁	Reports the maximum number of settings supported by the PHY for the 8.0 GT/s equalization. The maximum number of settings must be less than 64.
Equalization settings for full swing	Reports the recommended setting values for C ₋₁ , C ₀ , C ₁ for
preset Pn. Equalization settings for half	each full swing preset. Reports the recommended setting values for C ₋₁ , C ₀ , C ₁ for
swing preset Pn.	each half swing preset.
Figure of Merit range	If the PHY reports link equalization feedback in the Figure of Merit format it reports the maximum value it will report. The maximum value must be less than 256.
Figure of Merit for BER target	If the PHY reports link equalization feedback in the Figure of Merit format it reports the minimum value that the PHY estimates corresponds to a link BER of E-12.

Default Link Partner Preset[3:0]	If the PHY prefers the link parter to start with a specific preset during link evaluation it reports the preferred starting preset. The default link partner preset value is encoded as follows: 0000b - Preset P0. 0001b - Preset P1. 0010b - Preset P2. 0011b - Preset P3. 0100b - Preset P4. 0101b - Preset P5. 0110b - Preset P6. 0111b - Preset P7. 1000b - Preset P8. 1001b - Preset P9. 1010b - Preset P9. 1010b - Reserved 1100b - Reserved 110b - Reserved 1110b - Reserved 1111b - No Preference.
Beacon Support	The PHY indicates whether it supports beacon transmission. Beacon transmission is optional. 1: Beacon transmission is supported. 0: Beacon transmission is not supported.
EncodeDecodeBypassSupport[3:0]	The PHY indicates whether it supports optional EncodeDecodeBypass mode at each signaling rate. [0] Support at 2.5 GT/s [1] Support at 5.0 GT/s [2] Support at 8.0 GT/s [3] Reserved The support value for each rate is encoded as follows: 0 - No support for EncodeDecodeBypass 1 - Support for EncodeDecodeBypass
NoDeemphasisSupport[1:0]	The PHY indicates whether it supports an optional No Deemphasis signaling mode at 2.5 and 5.0 GT/s signaling rates. [0] Support at 2.5 GT/s [1] Support at 5.0 GT/s The support value for each rate is encoded as follows: 0 – No support for a no de-emphasis signaling mode. 1 – Support for a no de-emphasis signaling mode.
Supported power states.	The PHY lists each power state it supports other than P0, P0s, P1, and P2. For each power state supported it reports

whether PCLK is provided, the exit latency, and the
common mode state.

6.18 Control Signal Decode table

The following table summarizes the encodings of four of the seven control signals that cause different behaviors depending on power state. For the other three signals, *Reset#* always overrides any other PHY activity. *TxCompliance* and *RxPolarity* are only valid, and should only be asserted, when the PHY is in P0 and is actively transmitting. Note that these rules only apply to lanes that have not been 'turned off' as described in section 8 (Multi-lane PIPE).

PowerDown[1:0]	TxDetectRx/ Loopback	TxElecIdle	Description
	0	0	PHY is transmitting data. MAC is providing data bytes to be sent every clock cycle.
	0	1	PHY is not transmitting and is in electrical idle.
P0: 00b	1	0	PHY goes into loopback mode.
	1	1	Illegal. MAC should never do this.
P0s: 01b	Don't care	0	Illegal. MAC should always have PHY doing electrical idle while in P0s. PHY behavior is undefined if <i>TxElecIdle</i> is deasserted while in P0s or P1.
		1	PHY is not transmitting and is in electrical idle.
P1: 10b	Don't care	0	Illegal. MAC should always have PHY doing electrical idle while in P1. PHY behavior is undefined if <i>TxElecIdle</i> is deasserted while in P0s or P1.
	0	1	PHY is idle.
	1	1	PHY does a receiver detection operation.
	Don't care	0	PHY transmits Beacon signaling
P2: 11b		1	PHY is idle.

6.19 Required synchronous signal timings

To improve interoperability between MACs and PHYs from different vendors the following timings for synchronous signals are required:

Setup time for input signals	No greater than 25% of cycle time
Hold time for input signals	Ons
PCLK to data valid for outputs	No greater than 25% of cycle time

6.20 128b/130b Encoding and Block Synchronization

For every 128 bits that are moved across the PIPE TxData interface at the 8.0 GT/s rate the PHY must transmit 130 bits. The MAC must use the TxDataValid signal periodically to allow the PHY to transmit the built up backlog of data. For example – if the TxData bus is 16 bits wide and

PCLK is 500 Mhz then every 8 blocks the MAC must deassert TxDataValid for one PCLK to allow the PHY to transmit the 16 bit backlog of built up data. The buffers used by the PHY to store TX data related to the 128/130b encoding rate mismatch must be empty when the PHY comes out of reset and must be empty when ever the PHY exits electrical idle (since TX buffers are flushed before entry to idle).

There are situations, such as upconfigure, when a MAC must start transmissions on idle lanes while some other lanes are already active. In any such situation the MAC must wait until the cycle after TxDataValid is de-asserted to allow the PHY to transmit the backlog of data due to 128b/130b to start transmissions on previously idle lanes.

7 Sample Operational Sequences

These sections show sample timing sequences for some of the more common PCI Express operations. These are *sample* sequences and timings and are not required operation.

7.1 Active PM L0 to L0s and back to L0

This example shows one way a PIPE PHY can be controlled to perform Active State Power Management on a link for the sequence of the link being in L0 state, transitioning to L0s state, and then transitioning back to L0 state.

When the MAC and higher levels have determined that the link should transition to L0s, the MAC transmits an electrical idle ordered set and then has the PHY transmitter go idle and enter P0s. Note that for a 16-bit interface, the MAC should always align the electrical idle on the parallel interface so that the COM symbol is in the low-order position (*TxDataK*[7:0]).

PCLK

TxData[7:0] ScZero COM IDL

TxData[15:8] ScZero IDL

TxDataK[1] TxElecIdle

PowerDown[1:0] 00b 01b


PhyStatus

Tx+/Tx- Active (Ends with electrical idle ordered set)

To cause the link to exit the L0s state, the MAC transitions the PHY from the P0s state to the P0 state, waits for the PHY to indicate that it is read to transmit (by the assertion of *PhyStatus*), and

L0 to L0s


then begins transmitting Fast Training Sequences (FTS). Note, this is an example of L0s to L0 transition when the PHY is running at 2.5GT/s.




7.2 Active PM to L1 and back to L0

This example shows one way a PIPE PHY can be controlled to perform Active State Power Management on a link for the sequence of the link being in L0 state, transitioning to L1 state, and then transitioning back to L0 state. This example assumes that the PHY is on an endpoint (ie. it is facing upstream) and that the endpoint has met all the requirements (as specified in the base spec) for entering L1.

After the MAC has had the PHY send PM_Active_State_Request_L1 messages, and has received the PM_Request_ACK message from the upstream port, it then transmits an electrical idle ordered set, and has the PHY transmitter go idle and enter P1.




To cause the link to exit the 1 state, the MAC transitions the PHY from the P1 state to the P0 state, waits for the PHY to indicate that it is ready to transmit (by the assertion of *PhyStatus*), and then begins transmitting training sequence ordered sets (TS1s). Note, this is an example when the PHY is running at 2.5GT/s.



7.3 Receivers and Electrical Idle


This section shows some examples of how PIPE interface signaling may happen as a receiver transitions from active to electrical idle and back again. In these transitions there may be a significant time difference between when *RxElecIdle* transitions and when *RxValid* transitions.

The first diagram shows how the interface responds when the receive channel has been active and then goes to electrical idle. In this case, the delay between *RxElecIdle* being asserted and *RxValid* being deasserted is directly related to the depth of the implementations elastic buffer and symbol synchronization logic. Note that the transmitter that is going to electrical idle may transmit garbage data and this data will show up on the *RxData[]* lines. The MAC should discard any symbols received after the electrical idle ordered-set until RxValid is deasserted.



Receiver Active to Idle

The second diagram shows how the interface responds when the receive channel has been idle and then begins signaling again. In this case, there can be significant delay between the deassertion of RxElecIdle (indicating that there is activity on the Rx+/Rx- lines) and RxValid being asserted (indicating valid data on the RxData[] signals). This delay is composed of the time required for the receiver to retrain as well as elastic buffer depth.



Receiver Idle to Active

Note that when operating at 5.0 GT/s signaling rates, *RxElecIdle* may not be reliable. MACs should refer to the PCI Express Revision 3.0 Base Specification for methods of detecting entry into the electrical idle condition.

7.4 Using CLKREQ# with PIPE

CLKREQ# is used in some implementations by the downstream device to cause the upstream device to stop signaling on REFCLK. When REFCLK is stopped, this will typically cause the CLK input to the PIPE PHY to stop as well. The PCI Express CEM spec allows the downstream device to stop REFCLK when the link is in either L1 or L2 states. For implementations that use CLKREQ# to further manage power consumption, PIPE compliant PHYs can be used as follows:

The general usage model is that to stop REFCLK the MAC puts the PHY into the P2 power state, then deasserts CLKREQ#. To get the REFCLK going again, the MAC asserts CLKREQ#, and then after some PHY and implementation specific time, the PHY is ready to use again.

CLKREQ# in L1

If the MAC is moving the link to the L1 state and intends to deassert CLKREQ# to stop REFCLK, then the MAC follows the proper sequence to get the link to L1, but instead of finishing by transitioning the PHY to P1, the MAC transition the PHY to P2. Then the MAC deasserts CLKREQ#.

When the MAC wants to get the link alive again, it can:

- Assert CLKREQ#
- Wait for REFCLK to be stable (implementation specific)
- Wait for the PHY to be ready (PHY specific)
- Transition the PHY to P0 state and begin training.

CLKREQ# in L2

If the MAC is moving the link to the L1 state and intends to deassert CLKREQ# to stop REFCLK, then the MAC follows the proper sequence to get the link to L2. Then the MAC deasserts CLKREQ#.

When the MAC wants to get the link alive again, it can:

- Assert CLKREQ#
- Wait for REFCLK to be stable (implementation specific)
- Wait for the PHY to be ready (PHY specific)
- Transition the PHY to P0 state and begin training.


Delayed CLKREQ# in L1

The MAC may want to stop REFCLK after the link has been in L1 and idle for awhile. In this case, the PHY is in the P1 state and the MAC must transition the PHY into the P0 state, and then the P2 state before deasserting CLKREQ#. Getting the link operational again is the same as the preceding cases.

8 Multi-lane PIPE

This section describes a suggested method for combining multiple PIPEs together to form a multi-lane implementation. It describes which PIPE signals can be shared between each PIPE of a multi-lane implementation, and which signals should be unique for each PIPE. There are two types of PHYs. "Variable" PHYs that are designed to support multiple links of variable maximum widths and "Fixed" PHYs that are designed to support a fixed number of links with fixed maximum widths.

The figure shows an example 4-lane implementation of a multilane PIPE solution. The signals that can be shared are shown in the figure as "Shared Signals" while signals that must be replicated for each lane are shown as 'Per-lane signals'.



4-lane PIPE implementation

The MAC layer is responsible for handling lane-to-lane deskew and it may be necessary to use the per-lane signaling of SKP insertion/removal to help perform this function.

Shared Signals	Per-Lane Signals or Shared Signals	Per-lane Signals
CLK	EncodeDecodeBypas	TxData[], TxDataK[]
Max PCLK	s BlockAlignControl	RxData[], RxDataK[] TxStartBlock
	FS[5:0]	TxElecIdle
	LF[5:0]	TxCompliance
	TxSwing	RxPolarity
	TxMargin[2:0]	RxValid
	TxDetectRx/Loopback	RxElecIdle
	Rate	RxStatus[2:0]
	Width[1:0]	RxDataValid
	PCLK Rate[2:0]	RxStartBlock
	Reset#	TxDeemph[17:0]
	TxDataValid	PowerDown[1:0]
	PCLK	PhyStatus

RxPresetHint[2:0]
RxEqEval
LinkEvaluationFeedbackFigureMerit[7:0]
LinkEvaluationFeedbackDirectionChange[7:0]
InvalidRequest
TxSyncHeader[1:0]
RxSyncHeader[1:0]
RxStandby
RxStandbyStatus
·

A MAC must use all "Per-Lane Signals or Shared Signals" that are inputs to the PHY consistently on all lanes in the link. A PHY must ensure that PCLK and Max PCLK are synchronized across all lanes in the link. It is recommended that a MAC be designed to support both PHYs that implement all signals per lane and those that implement the "Per-Lane or Shared Signals" per link. A "Variable" PHY must implement the signals in "Per-Lane Signals or Shared Signals" per lane. A "Fixed" PHY may implement the signals in "Per-Lane Signals or Shared Signals" as either Shared or Per-Lane. A "Fixed" PHY should implement all the signals in "Per-Lane Signals or Shared Signals" consistently as either Shared or Per-Lane.

In cases where a multi-lane has been 'trained' to a state where not all lanes are in use (like a x4 implementation operating in x1 mode), a special signaling combination is defined to 'turn off' the unused lanes allowing them to conserve as much power as the implementation allows. This special 'turn off' signaling is done using the *TxElecIdle* and *TxCompliance* signals. When both are asserted, that PHY can immediately be considered 'turned off' and can take whatever power saving measures are appropriate. The PHY ignores any other signaling from the MAC (with the exception of *Reset#* assertion) while it is 'turned off'. Similarly, the MAC should ignore any signaling from the PHY when the PHY is 'turned off'. There is no 'handshake' back to the MAC to indicate that the PHY has reached a 'turned off' state.

There are two normal cases when a lane can get turned off:

- 1. During LTSSM Detect state, the MAC discovers that there is no receiver present and will 'turn off' the lane.
- 2. During LTSSM Configuration state (specifically Configuration.Complete), the MAC will 'turn off' any lanes that didn't become part of the configured link.

As an example, both of these cases could occur when a x4 device is plugged into a x8 slot. The upstream device (the one with the x8 port) will not discover receiver terminations on four of its lanes so it will turn them off. Training will occur on the remaining 4 lanes, and let's suppose that the x8 device cannot operate in x4 mode, so the link configuration process will end up settling on x1 operation for the link. Then both the upstream and downstream devices will 'turn off' all but the one lane configured in the link.

When the MAC wants to get 'turned off' lanes back into an operational state, there are two cases that need to be considered:

- 1. If the MAC wants to reset the multi-lane PIPE, it asserts *Reset#* and drives other interface signals to their proper states for reset (see section 6.2). Note that this stops signaling 'turned off' to all lanes because *TxCompliance* is deasserted during reset. The multi-lane PHY asserts *PhyStatus* in response to *Reset#* being asserted, and will deassert *PhyStatus* when *PCLK* is stable.
- 2. When normal operation on the active lanes causes those lanes to transition to the LTSSM Detect state, then the MAC sets the *PowerDown[1:0]* signals to the P1 PHY power state at the same time that it deasserts 'turned off' signaling to the inactive lanes. Then as with