



A 32nm SoC Platform Technology with 2nd Generation High-k/Metal Gate Transistors Optimized for Ultra Low Power

C.-H. Jan, M. Agostinelli, M. Buehler, Z.-P. Chen, S.-J. Choi, G. Curello, H. Deshpande, S. Gannavaram, W. Hafez, U. Jalan, M. Kang, P. Kolar, K. Komeyli, A. Lake, N. Lazo, S.-H. Lee, T. Leo, J. Lin, N. Lindert, S. Ma, L. McGill, C. Meining, A. Paliwal, J. Park, K. Phoa, I. Post, N. Pradhan, M. Prince, A. Rahman, J. Rizk, L. Rockford, G. Sacks, H. Tashiro, C. Tsai, P. Vandervoorn, J. Xu, L. Yang, J.-Y. Yeh, J. Yip, K. Zhang, P. Bai

Logic Technology Development
Technology Manufacturing Group

Intel Corporation




Outline

- 32 nm High-k/Metal Gate SoC Technology
- 32 nm SoC Transistor Architecture
- 32 nm SoC Interconnects and Passives
- 32 nm SoC Embedded Memory
- Summary



32 nm High-k/Metal Gate Transistor

- 2nd gen high-k/metal gate
- Replacement Metal Gate (RMG) Flow
- 4th gen strained silicon
- 20% performance improvement over 45 nm high-k/metal gate
- In high volume manufacturing production of multi-core CPU products in multiple fabs





Replacement Metal Gate (RMG) SOC Flow

CPU Flow

- Isolation (wells, Vt)
- Dielectric growth
- Poly-Si dep
- Poly-Si patterning
- Logic S/D extension- HP/LP
- Spacer dep/patterning
- S/D formation
- Poly-Si Gate Removal
- Metal Gate Replacement
- Contact Formation

SOC Flow

- Isolation (wells, Vt)
- **Oxide I/O gate growth**
- **Oxide I/O gate patterning**
- Dielectric growth
- Poly-Si dep
- Poly-Si patterning
- Logic S/D extension- HP/SP
- **LP S/D extension**
- **I/O S/D extension**
- Spacer dep/patterning
- S/D formation
- Poly-Si Gate Removal
- Metal Gate Replacement
- Contact Formation

SoC process flow is derived from the 2nd generation CPU RMG (Replacement Metal Gate) flow



Outline


- 32 nm High-k/Metal Gate SoC Technology
- 32 nm SoC Transistor Architecture
- 32 nm SoC Interconnects and Passives
- 32 nm SoC Embedded Memory
- Summary



Triple Transistor Architecture


Logic Transistor

(HP or SP)




Low Power Transistor

(LP)



HV I/O Transistor

(1.8 V/2.5 V or 3.3 V)



- A low cost implementation with three types of transistors “co-exist” on the same die:
 - ✓ Logic (HP or SP) : for burst CPU performance
 - ✓ Low Power (LP) : for always-on-always-connected application and long battery life
 - ✓ HV I/O: for high voltage I/O
- Take advantage of the low gate leakage of high-k/metal gate to avoid the traditional expensive “triple gate” approach





Transistors Summary

Transistor Type	Logic (option for HP or SP)		Low Power	HV I/O (option for 1.8 or 3.3 V)	
	HP	SP		LP	1.8/2.5 V
EOT (nm)	0.95	0.95	0.95	~ 4	~ 7
Vdd (V)	.75/ 1	.75/ 1	0.75/1.2	1.5 /1.8	1.5 /3.3
Pitch (nm)	112.5	112.5	126	min. 338	min. 450
Lgate (nm)	30	34	46	>140	>300
NMOS Idsat (mA/um)	1.53 @ 1 V	1.12 @ 1 V	0.71 @ 1 V	0.68 @1.8 V	0.7 @3.3 V
PMOS Idsat (mA/um)	1.23 @ 1V	0.87 @ 1 V	0.55 @ 1 V	0.59 @1.8 V	.6 @3.3 V
Ioff (nA/um)	100	1	0.03	0.1	<0.01

Tightest minimum gate pitch for 32/28 nm processes



intel Logic and LP Transistors Dynamic Range



Logic and LP transistors cover 4 orders of magnitude (10,000 x) of leakage power to support a wide dynamic range SoC applications




Logic Transistors Ion-Ioff (HP/SP)



- Highest reported drives for 32/28 nm SoC process at tightest gate pitch (112 nm) -1.53 mA/um (N) / 1.12 mA/um (P) at 100nA/um
- 20-35% improvement over 45 nm high-k/MG logic transistors



Logic/LP Transistors V_t vs. L





- Short channel effect, DIBL, V_t roll-off are well controlled
- SP $V_t < 400$ mV, LP $V_t \sim 500$ mV



Logic Transistor I-V Characteristics

Sub-threshold



I_d - V_d Characteristics



- Well controlled transistor I-V characteristics - HP and SP
- Sub-threshold slope $\sim 100\text{mV/decade}$ (HP), $< 90\text{ mV/decade}$ (SP)
- DIBL - SP: $90\text{ mV (N)}/100\text{ mV (P)}$; HP: $130\text{ mV (N)}/140\text{ mV (P)}$



Low Power Transistors Ion-Ioff (LP)




- Highest reported drive currents at lowest standby leakage (30 pA/um , 1000x lower than HP) AND
- Low active power (0.75 V) with good performance




Low Power Transistor I-V Characteristics

Sub-threshold





I_d - V_d Characteristics



- Well controlled transistor I-V characteristics - LP
- Sub-threshold slope $\sim < 85$ mV/decade
- DIBL - 70 mV (N)/100 mV (P)



Low Power Transistors Total Leakage



$$I_{LKG} = \frac{1}{2} (\text{"ON" State Leakage}) + \frac{1}{2} (\text{"OFF" State Leakage})$$


$$= \frac{1}{2} (I_{gate} (ON)) + \frac{1}{2} (SF \times I_{off} + I_{junc} + I_{gate} (OFF))$$

All leakage components – I_{off} , $I_{gate}(on)$, $I_{gate}(off)$ and $I_{junction}$ need to be mitigated for low power transistor




High Voltage Transistors (1.8/2.5 V or 3.3 V)

- 2nd gen high-k/metal gate I/O Transistors
- 1.8/2.5 V or 3.3 V options
- High-k/Oxide composite gate stack
- Min gate length = 140 nm (1.8 V)
Min gate length = 300 nm (3.3 V)





Reliability - Logic and High Voltage



Robust NMOS and PMOS high k + metal gate logic and I/O transistors TDDB




Outline

- 32 nm High-k/Metal Gate SoC Technology
- 32 nm SoC Transistor Architecture
- 32 nm SoC Interconnects and Passives
- 32 nm SoC Embedded Memory
- Summary




32 nm SoC Interconnects



SOC interconnect system optimized for density and flexibility



32 nm SoC Interconnects - Thick Top Metal




Thick top metal for power delivery and I/O routing




32 nm SoC High Q Inductors

Inductors




1 nH Inductor
for VCO



6 nH inductor for
2.4 GHz Wi-Fi LNA

Quality Factor Comparison of M9 and M8 Inductors




Thick top metal ideal for high Q inductors ($Q > 20$)




32 nm SoC Capacitors and Resistors

Capacitors




Metal Finger Capacitor




Q of Metal Finger Capacitor

Resistors



Linear Resistor




Precision Resistor


Rich high quality factor and high precision passives



Deep Nwell for Substrate Noise Isolation



Substrate Noise Measurement







50 dB substrate noise reduction measured on deep Nwell for noise sensitive analog circuits – ADC (Analog-Digital Converter), DAC (Digital-Analog Converter), PA (Power Amplifier) and VCO



1/f Flicker Noise

Hi k/Metal Gt.



65 (poly/ox) /45/32 nm (high k/metal gate) 1/f flicker noise trend shows healthy Si/dielectric interfaces and no degradation from high-k/metal gate processing, critical for analog circuits




Outline


- 32 nm High-k/Metal Gate SoC Technology
- 32 nm SoC Transistor Architecture
- 32 nm SoC Interconnects and Passives
- **32 nm SoC Embedded Memory**
- Summary




6T SRAM Bit Cells



High Speed
0.199 μm^2
3.66 Mb/mm²



Low Voltage
0.171 μm^2
4.10 Mb/mm²




High Density
0.148 μm^2
4.62 Mb/mm²

Multiple SRAM bit cells offered for high speed, low voltage and high density SoC applications. Highest reported array density




6T SRAM Performance - Shmoo Plot




All bit cells are capable of supporting high performance needs.
32 nm LP can operate up to 2 GHz, 2x faster than 65 nm LP



6T SRAM Vccmin and Leakages




Die photo of 6T SRAM test chip with 291 Mbits



Low bit cell leakages (< 20 pA/cells) at low retention Vccmin



32 nm Yield Trend - CPU and SoC



SoC process has the same low defect density as CPU process



Outline

- 32 nm High-k/Metal Gate SoC Technology
- 32 nm SoC Transistor Architecture
- 32 nm SoC Interconnects and Passives
- 32 nm SoC Embedded Memory
- **Summary**



Summary

- 32 nm high-k/metal gate technology has been optimized for high performance/low power System-On-Chip (SOC) platform
- A new triple transistor architecture provides record drive currents and low leakages spanning 4 orders of magnitude of leakage
- Tightest reported gate pitch and highest reported SRAM array density of any 32nm or 28nm technology
- Other SOC device elements (resistors, inductors, capacitors, diodes, and varactors) all exhibit well controlled performance and reliability



Acknowledgements

The authors gratefully acknowledge the many people in the following organizations at Intel who contributed to this work:

Logic Technology Development

Quality and Reliability Engineering

Technology CAD

Components Research

Assembly & Test Technology Development

Intel Labs/RIR



For further information on Intel's silicon technology, please visit our Technology & Research page at www.intel.com/technology

