Intel® Atom™ Processor 300^Δ
Series

Specification Update

April 2010

Revision 004
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Click here for details.

Enhanced Intel SpeedStep® Technology for specified units of this processor available Q2/06. See the Processor Spec Finder at http://processorfinder.intel.com or contact your Intel representative for more information.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2010, Intel Corporation. All rights reserved.
Contents

Preface ........................................................................................................................................5
Summary Tables of Changes ......................................................................................................7
Identification Information ......................................................................................................13
Errata ....................................................................................................................................15
Specification Changes .........................................................................................................33
Specification Clarifications ..................................................................................................34
Documentation Changes .....................................................................................................35
# Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Description</th>
<th>Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>001</td>
<td>• Initial Release</td>
<td>September 2008</td>
</tr>
<tr>
<td>002</td>
<td>• Added AAH38, AAH39, AAH40, AAH41</td>
<td>February 2009</td>
</tr>
<tr>
<td></td>
<td>• Updated Documentation Changes section.</td>
<td></td>
</tr>
<tr>
<td>003</td>
<td>• Added AAH42, AAH43</td>
<td>June 2009</td>
</tr>
<tr>
<td>004</td>
<td>• Added Errata AAH44,45 and 46</td>
<td>April 2010</td>
</tr>
</tbody>
</table>
Preface

This document is an update to the specifications contained in the documents listed in the following Affected Documents/Related Documents table. It is a compilation of device and document errata and specification clarifications and changes, and is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Information types defined in the Nomenclature section of this document are consolidated into this update document and are no longer published in other documents. This document may also contain information that has not been previously published.

Affected Documents

<table>
<thead>
<tr>
<th>Document Title</th>
<th>Document Number/Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® Atom™ Processor 300 Series Datasheet</td>
<td>320528-001</td>
</tr>
</tbody>
</table>

Related Documents

<table>
<thead>
<tr>
<th>Document Title</th>
<th>Document Number/Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel® 64 and IA-32 Architectures Software Developer’s Manual Documentation Changes</td>
<td>252046</td>
</tr>
<tr>
<td>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1: Basic Architecture</td>
<td>253665</td>
</tr>
<tr>
<td>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B: Instruction Set Reference, N-Z</td>
<td>253667</td>
</tr>
<tr>
<td>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B: System Programming Guide</td>
<td>253669</td>
</tr>
<tr>
<td>IA-32 Intel® Architectures Optimization Reference Manual</td>
<td>248966</td>
</tr>
<tr>
<td>Intel® Processor Identification and the CPUID Instruction Application Note (AP-485)</td>
<td>241618</td>
</tr>
<tr>
<td>Intel® 64 and IA-32 Architectures Application Note TLBs, Paging-Structure Caches, and Their Invalidation</td>
<td>317080</td>
</tr>
</tbody>
</table>
Errata are design defects or errors. These may cause the Intel® Atom™ Processor 200 Sequence on 45-nm process behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

S-Spec Number is a five-digit code used to identify products. Products are differentiated by their unique characteristics, e.g., core speed, L2 cache size, package type, etc. as described in the processor identification information table. Read all notes associated with each S-Spec number.

QDF Number is a four digit code used to distinguish between engineering samples. These samples are used for qualification and early design validation. The functionality of these parts can range from mechanical only to fully functional. This document has a processor identification information table that lists these QDF numbers and the corresponding product details.

Specification Changes are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

Documentation Changes include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Note: Errata remain in the specification update throughout the product’s lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).
Summary Tables of Changes

The following table indicates the Specification Changes, Errata, Specification Clarifications or Documentation Changes, which apply to the listed steppings. Intel intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or Specification Changes as noted. This table uses the following notations:

<table>
<thead>
<tr>
<th>Codes Used in Summary Table</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Stepping</strong></td>
</tr>
<tr>
<td>X</td>
</tr>
<tr>
<td>(No mark) or (Blank Box)</td>
</tr>
<tr>
<td><strong>Status</strong></td>
</tr>
<tr>
<td>Doc</td>
</tr>
<tr>
<td>Plan Fix</td>
</tr>
<tr>
<td>Fixed</td>
</tr>
<tr>
<td>No Fix</td>
</tr>
<tr>
<td><strong>Row</strong></td>
</tr>
<tr>
<td>Shaded:</td>
</tr>
</tbody>
</table>

Specification Update
Summary Tables of Changes

**Note:** Each Specification Update item is prefixed with a capital letter to distinguish the product. The key below details the letters that are used in Intel’s microprocessor Specification Updates:

- **A** = Dual-Core Intel® Xeon® processor 7000 sequence
- **C** = Intel® Celeron® processor
- **D** = Dual-Core Intel® Xeon® processor 2.80 GHz
- **E** = Intel® Pentium® III processor
- **F** = Intel® Pentium® processor Extreme Edition and Intel® Pentium® D processor
- **I** = Dual-Core Intel® Xeon® processor 5000 series
- **J** = 64-bit Intel® Xeon® processor MP with 1-MB L2 Cache
- **K** = Mobile Intel® Pentium® III processor
- **L** = Intel® Celeron® D processor
- **M** = Mobile Intel® Celeron® processor
- **N** = Intel® Pentium® 4 processor
- **O** = Intel® Xeon® processor MP
- **P** = Intel® Xeon® processor
- **Q** = Mobile Intel® Pentium® 4 processor supporting Hyper-Threading Technology on 90-nm process technology
- **R** = Intel® Pentium® 4 processor on 90 nm process
- **S** = 64-bit Intel® Xeon® processor with 800 MHz system bus (1 MB and 2 MB L2 cache versions)
- **T** = Mobile Intel® Pentium® 4 processor–M
- **U** = 64-bit Intel® Xeon® processor MP with up to 8MB L3 Cache
- **V** = Mobile Intel® Celeron® processor on .13 Micron Process in Micro-FCPGA Package
- **W** = Intel® Celeron® processor
- **X** = Mobile Intel® Pentium® M processor on 90-nm process with 2-MB L2 cache and Intel® Processors A100 and A110 with 512-KB L2 cache
- **Y** = Intel® Pentium® M processor
- **Z** = Mobile Intel® Pentium® 4 processor with 533 MHz system bus
- **AA** = Intel® Pentium® D Processor 900 Sequence and Intel® Pentium® processor Extreme Edition 955, 965
- **AB** = Intel® Pentium® 4 processor 6x1 Sequence
- **AC** = Intel® Celeron® processor in 478 pin package
- **AD** = Intel® Celeron® D processor on 65 nm process
- **AE** = Intel® Core™ Duo processor and Intel® Core™ Solo processor on 65nm process
- **AF** = Dual-Core™ Intel® Xeon® processor LV
- **AG** = Dual-Core Intel® Xeon® processor 5100 Series
- **AH** = Intel® Core™2 Duo mobile processor
- **AI** = Intel® Core™2 Extreme processor X6800® and Intel® Core™2 Duo Desktop processor E6000 and E4000 Sequence
- **AJ** = Quad-Core Intel® Xeon® processor 5300 Series
- **AK** = Intel® Core™2 Extreme quad-core processor QX6700 and Intel® Core™2 Quad processor Q6600
- **AL** = Dual-Core Intel® Xeon® processor 7100 Series
**Summary Tables of Changes**

AN = Intel® Pentium® Dual-Core processor  
AO = Quad-Core Intel® Xeon® processor 3200 Series  
AP = Dual-Core Intel® Xeon® processor 3000 Series  
AQ = Intel® Pentium® Dual-Core Desktop Processor E2000 Sequence  
AR = Intel® Celeron® Processor 500 Series  
AS = Intel® Xeon® processor 7200, 7300 series  
AV = Intel® Core™2 Extreme processor QX9000 sequence and Intel® Core™2 Quad processor Q9000 sequence processor  
AW = Intel® Core™ 2 Duo  
AX = Quad-Core Intel® Xeon® processor 5400 series  
AY = Dual-Core Intel® Xeon® processor 5200 series  
AZ = Intel® Core™2 Duo processor and Intel® Core™2 Extreme processor on 45nm process  
AAE = Intel® Atom™ processor Z5xx series  
AAF = Intel® Atom™ Processor 200 series  
AAG = Intel® Atom™ processor N series  
AAH = Intel® Atom™ processor 300 series  
AAI = Intel® Xeon® Processor 7400 Series  
AAJ = Intel® Core™ i7 and Intel® Core™ i7 Extreme Edition  
AAL = Intel® Pentium Dual-Core Processor E5000A Series  
AAR = Intel® Atom™ processor D400 series  
AAS = Intel® Atom™ processor N400 series  
AAV = Intel® Atom™ processor D500 series

**Note:** Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See [http://www.intel.com/products/processor_number](http://www.intel.com/products/processor_number) for details.
<table>
<thead>
<tr>
<th>Number</th>
<th>Stepping</th>
<th>PLAN</th>
<th>ERRATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>AAH1</td>
<td>X</td>
<td>No Fix</td>
<td>A Write to an APIC Register Sometimes May Appear to Have Not Occurred</td>
</tr>
<tr>
<td>AAH2</td>
<td>X</td>
<td>No Fix</td>
<td>An xTPR Update Transaction Cycle, if Enabled, May be Issued to the FSB after the Processor has Issued a Stop-Grant Special Cycle</td>
</tr>
<tr>
<td>AAH3</td>
<td>X</td>
<td>No Fix</td>
<td>The Processor May Report a #TS Instead of a #GP Fault</td>
</tr>
<tr>
<td>AAH4</td>
<td>X</td>
<td>No Fix</td>
<td>Writing the Local Vector Table (LVT) when an Interrupt is Pending May Cause an Unexpected Interrupt</td>
</tr>
<tr>
<td>AAH5</td>
<td>X</td>
<td>No Fix</td>
<td>MOV To/From Debug Registers Causes Debug Exception</td>
</tr>
<tr>
<td>AAH6</td>
<td>X</td>
<td>No Fix</td>
<td>Using 2M/4M Pages When A20M# Is Asserted May Result in Incorrect Address Translations</td>
</tr>
<tr>
<td>AAH7</td>
<td>X</td>
<td>No Fix</td>
<td>Values for LBR/BTS/BTM will be Incorrect after an Exit from SMM</td>
</tr>
<tr>
<td>AAH8</td>
<td>X</td>
<td>No Fix</td>
<td>Incorrect Address Computed For Last Byte of FXSAVE/FXRSTOR Image Leads to Partial Memory Update</td>
</tr>
<tr>
<td>AAH9</td>
<td>X</td>
<td>No Fix</td>
<td>A Thermal Interrupt is Not Generated when the Current Temperature is Invalid</td>
</tr>
<tr>
<td>AAH10</td>
<td>X</td>
<td>No Fix</td>
<td>Programming the Digital Thermal Sensor (DTS) Threshold May Cause Unexpected Thermal Interrupts</td>
</tr>
<tr>
<td>AAH11</td>
<td>X</td>
<td>No Fix</td>
<td>Returning to Real Mode from SMM with EFLAGS.VM Set May Result in Unpredictable System Behavior</td>
</tr>
<tr>
<td>AAH12</td>
<td>X</td>
<td>No Fix</td>
<td>Fault on ENTER Instruction May Result in Unexpected Values on Stack Frame</td>
</tr>
<tr>
<td>AAH13</td>
<td>X</td>
<td>No Fix</td>
<td>With TF (Trap Flag) Asserted, FP Instruction That Triggers an Unmasked FP Exception May Take Single Step Trap before Retirement of Instruction</td>
</tr>
<tr>
<td>AAH14</td>
<td>X</td>
<td>No Fix</td>
<td>An Enabled Debug Breakpoint or Single Step Trap May Be Taken after MOV SS/POP SS Instruction if it is Followed by an Instruction That Signals a Floating Point Exception</td>
</tr>
<tr>
<td>AAH15</td>
<td>X</td>
<td>No Fix</td>
<td>Code Segment Limit/Canonical Faults on RSM May be Serviced before Higher Priority Interrupts/Exceptions and May Push the Wrong Address Onto the Stack</td>
</tr>
<tr>
<td>AAH16</td>
<td>X</td>
<td>No Fix</td>
<td>BTS(Branch Trace Store) and PEBS(Precise Event Based Sampling) May Update Memory outside the BTS/PEBS Buffer</td>
</tr>
<tr>
<td>AAH17</td>
<td>X</td>
<td>No Fix</td>
<td>Single Step Interrupts with Floating Point Exception Pending May Be Mishandled</td>
</tr>
<tr>
<td>AAH18</td>
<td>X</td>
<td>No Fix</td>
<td>Unsynchronized Cross-Modifying Code Operations Can Cause Unexpected Instruction Execution Results</td>
</tr>
<tr>
<td>AAH19</td>
<td>X</td>
<td>No Fix</td>
<td>IO_SMI Indication in SMRAM State Save Area May be Set Incorrectly</td>
</tr>
<tr>
<td>AAH20</td>
<td>X</td>
<td>No Fix</td>
<td>Writes to IA32_DEBUGCTL MSR May Fail when FREEZE_LBRS_ON_PMI is Set</td>
</tr>
<tr>
<td>AAH21</td>
<td>X</td>
<td>No Fix</td>
<td>Address Reported by Machine-Check Architecture (MCA) on L2 Cache Errors May be Incorrect</td>
</tr>
</tbody>
</table>
## Summary Tables of Changes

<table>
<thead>
<tr>
<th>Number</th>
<th>Stepping</th>
<th>PLAN</th>
<th>ERRATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>AAH22</td>
<td>X</td>
<td>No Fix</td>
<td>Pending x87 FPU Exceptions (#MF) Following STI May Be Serviced Before Higher Priority Interrupts</td>
</tr>
<tr>
<td>AAH23</td>
<td>X</td>
<td>No Fix</td>
<td>Benign Exception after a Double Fault May Not Cause a Triple Fault Shutdown</td>
</tr>
<tr>
<td>AAH24</td>
<td>X</td>
<td>No Fix</td>
<td>IA32_MC1_STATUS MSR Bit[60] Does Not Reflect Machine Check Error Reporting Enable Correctly</td>
</tr>
<tr>
<td>AAH25</td>
<td>X</td>
<td>No Fix</td>
<td>Split Locked Stores or Locked Stores Through Certain Segments May not Trigger the Monitoring Hardware</td>
</tr>
<tr>
<td>AAH26</td>
<td>X</td>
<td>No Fix</td>
<td>When BIST is Enabled, Warm Reset Incorrectly Clears IA32_FEATURE_CONTROL MSR and the Last Exception Record MSRs</td>
</tr>
<tr>
<td>AAH27</td>
<td>X</td>
<td>No Fix</td>
<td>LBR/BTM/BTS Information Immediately After a Transition From Legacy/Compatibility Mode to 64-bit Mode May be Incorrect</td>
</tr>
<tr>
<td>AAH28</td>
<td>X</td>
<td>No Fix</td>
<td>CPUID Instruction Returns Incorrect Brand String</td>
</tr>
<tr>
<td>AAH29</td>
<td>X</td>
<td>No Fix</td>
<td>A Logical Processor May Incorrectly Clear Thermal Status Log Indicator During Intel Deep Power Down Technology State Transition</td>
</tr>
<tr>
<td>AAH30</td>
<td>X</td>
<td>No Fix</td>
<td>The Instruction Cache Does Not Respond to SnoopS When All Logical Processors on a Core Are in an Inactive State</td>
</tr>
<tr>
<td>AAH31</td>
<td>X</td>
<td>No Fix</td>
<td>LINT0 Assertion and Deassertion During an Inactive State May Cause Unexpected Operation When APIC is Disabled</td>
</tr>
<tr>
<td>AAH32</td>
<td>X</td>
<td>No Fix</td>
<td>Processor May Not Wake Up from an Inactive State When an Enhanced Intel® SpeedStep Technology Transition is Pending</td>
</tr>
<tr>
<td>AAH33</td>
<td>X</td>
<td>No Fix</td>
<td>IRET under Certain Conditions May Cause an Unexpected Alignment Check Exception</td>
</tr>
<tr>
<td>AAH34</td>
<td>X</td>
<td>No Fix</td>
<td>Thermal Interrupts are Dropped During and While Exiting Intel® Deep Power-Down State</td>
</tr>
<tr>
<td>AAH35</td>
<td>X</td>
<td>No Fix</td>
<td>Corruption of CS Segment Register During RSM While Transitioning From Real Mode to Protected Mode</td>
</tr>
<tr>
<td>AAH36</td>
<td>X</td>
<td>No Fix</td>
<td>Processor May Contain Incorrect Data and Hang Upon a Snoop When Combined with Specific Other Internal Conditions</td>
</tr>
<tr>
<td>AAH37</td>
<td>X</td>
<td>No Fix</td>
<td>CPUID Instruction Returns Incorrect Value For Leaf 0xA</td>
</tr>
<tr>
<td>AAH38</td>
<td>X</td>
<td>No Fix</td>
<td>GP and Fixed Performance Monitoring Counters With AnyThread Bit Set May Not Accurately Count Only OS or Only USR Events</td>
</tr>
<tr>
<td>AAH39</td>
<td>X</td>
<td>No Fix</td>
<td>PMI Request is Not Generated on a Counter Overflow if Its OVF Bit is Already Set in IA32_PERF_GLOBAL_STATUS</td>
</tr>
<tr>
<td>AAH40</td>
<td>X</td>
<td>No Fix</td>
<td>CPUID Indicates Wrong L2 Association in Leaf 80000006H</td>
</tr>
<tr>
<td>AAH41</td>
<td>X</td>
<td>No Fix</td>
<td>Code Fetch May Occur to Incorrect Address After a Large Page is Split Into 4-KByte Pages</td>
</tr>
<tr>
<td>AAH42</td>
<td>X</td>
<td>No Fix</td>
<td>Processor May Use an Incorrect Translation if the TLBs Contain Two Different Translations For a Linear Address</td>
</tr>
<tr>
<td>AAH43</td>
<td>X</td>
<td>No Fix</td>
<td>CPUID Feature Flag Incorrectly Indicates TM2 as Supported</td>
</tr>
<tr>
<td>Number</td>
<td>Stepping</td>
<td>PLAN</td>
<td>ERRATA</td>
</tr>
<tr>
<td>--------</td>
<td>----------</td>
<td>------</td>
<td>--------</td>
</tr>
<tr>
<td>AAH44</td>
<td>X</td>
<td>No Fix</td>
<td>IA32_MC2_STATUS [OVERFLOW] Bit is Not Set When Single-Bit Correctable ECC Error Occurs</td>
</tr>
<tr>
<td>AAH45</td>
<td>X</td>
<td>No Fix</td>
<td>FP Data Operand Pointer May Be Incorrectly Calculated After an FP Access Which Wraps a 4-Gbyte Boundary in Code That Uses 32-Bit Address Size in 64-bit Mode</td>
</tr>
<tr>
<td>AAH46</td>
<td>X</td>
<td>No Fix</td>
<td>FP Data Operand Pointer May Be Incorrectly Calculated After an FP Access Which Wraps a 64-Kbyte Boundary in 16-Bit Code</td>
</tr>
</tbody>
</table>

### SPECIFICATION CHANGES

There are no Specification Changes in this revision of the specification Update

### SPECIFICATION CLARIFICATIONS

There are no Specification Clarifications in this revision of the specification Update

### DOCUMENTATION CHANGES

There are no Documentation Changes in this revision of the specification Update

§
Identification Information

The Intel® Atom™ Processor 300 Series on 45nm process stepping can be identified by the following register contents:

Table 1. Component Identification via Programming Interface

<table>
<thead>
<tr>
<th>Reserved</th>
<th>Extended Family</th>
<th>Extended Model</th>
<th>Reserve</th>
<th>Processor Type</th>
<th>Family Code</th>
<th>Model Number</th>
<th>Stepping ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000000b</td>
<td>0001b</td>
<td>0b</td>
<td>0110b</td>
<td>1100b</td>
<td>XXXXb</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:

1. The Extended Family, bits [27:20] are used in conjunction with the Family Code, specified in bits [11:8], to indicate whether the processor belongs to the Intel® 386®, Intel® 486®, Pentium®, Pentium Pro, Pentium 4, or Intel Core processor family.
2. The Extended Model, bits [19:16] in conjunction with the Model Number, specified in bits [7:4], are used to identify the model of the processor within the processor’s family.
3. The Processor Type, specified in bits [13:12] indicates whether the processor is an original OEM processor, an OverDrive processor, or a dual-processor (capable of being used in a dual processor system).
5. The Model Number corresponds to bits [7:4] of the EDX register after RESET, bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.
6. The Stepping ID in bits [3:0] indicates the revision number of that model. See Table 2 for the processor stepping ID number in the CPUID information.

When EAX is initialized to a value of 1, the CPUID instruction returns the Extended Family, Extended Model, Type, Family, Model and Stepping value in the EAX register. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register.
Component Marking Information

The Intel® Atom™ Processor 300 Series processor may be identified by the following component markings.

**Figure 1. Intel® Atom™ Processor 300 Series (Micro-FCPGA/FCBGA) Markings**

![Markings Diagram]

**Table 2. Identification Table for Intel® Atom™ Processor 200 Sequence Processor**

<table>
<thead>
<tr>
<th>QDF/ S-spec</th>
<th>Product Stepping</th>
<th>HFM TDP (W)</th>
<th>Processor #</th>
<th>FSB Frequency</th>
<th>Processor Signature</th>
<th>Core Speed</th>
<th>Package</th>
<th>MCU</th>
</tr>
</thead>
<tbody>
<tr>
<td>QKGY1</td>
<td>C0</td>
<td>8W</td>
<td>300</td>
<td>533 MHz</td>
<td>000106C2h</td>
<td>1.60 GHz</td>
<td>FCBGA 437</td>
<td>M01106C2219</td>
</tr>
</tbody>
</table>

**NOTES:**
1. These are frequency locked samples. Default ratio is 1:12 (1.60 GHz).

§
AAH1  A Write to an APIC Register Sometimes May Appear to Have Not Occurred

Problem: With respect to the retirement of instructions, stores to the uncacheable memory based APIC register space are handled in a non-synchronized way. For example if an instruction that masks the interrupt flag, e.g. CLI, is executed soon after an uncacheable write to the Task Priority Register (TPR) that lowers the APIC priority, the interrupt masking operation may take effect before the actual priority has been lowered. This may cause interrupts whose priority is lower than the initial TPR, but higher than the final TPR, to not be serviced until the interrupt enabled flag is finally set, i.e. by STI instruction. Interrupts will remain pending and are not lost.

Implication: In this example the processor may allow interrupts to be accepted but may delay their service.

Workaround: This non-synchronization can be avoided by issuing an APIC register read after the APIC register write. This will force the store to the APIC register before any subsequent instructions are executed. No commercial operating system is known to be impacted by this erratum.

Status: For the stepping affected, see the Summary Tables of Changes.

AAH2  An xTPR Update Transaction Cycle, if Enabled, May be Issued to the FSB after the Processor has Issued a Stop-Grant Special Cycle

Problem: According to the FSB (Front Side Bus) protocol specification, no FSB cycles should be issued by the processor once a Stop-Grant special cycle has been issued to the bus. If xTPR update transactions are enabled by clearing the IA32_MISC_ENABLES[bit 23] at the time of Stop-Clock assertion, an xTPR update transaction cycle may be issued to the FSB after the processor has issued a Stop Grant Acknowledge transaction.

Implication: When this erratum occurs in systems using C-states C2 (Stop-Grant State) and higher the result could be a system hang.

Workaround: BIOS must leave the xTPR update transactions disabled (default).

Status: For the stepping affected, see the Summary Tables of Changes.

AAH3  Processor May Report a #TS Instead of a #GP Fault

Problem: A jump to a busy TSS (Task-State Segment) may cause a #TS (invalid TSS exception) instead of a #GP fault (general protection exception).

Implication: Operation systems that access a busy TSS may get invalid TSS fault instead of a #GP fault. Intel has not observed this erratum with any commercially available software.

Workaround: None

Status: For the stepping affected, see the Summary Tables of Changes.
AAH4 Writing the Local Vector Table (LVT) when an Interrupt is Pending May Cause an Unexpected Interrupt

Problem: If a local interrupt is pending when the LVT entry is written, an interrupt may be taken on the new interrupt vector even if the mask bit is set.

Implication: An interrupt may immediately be generated with the new vector when a LVT entry is written, even if the new LVT entry has the mask bit set. If there is no Interrupt Service Routine (ISR) set up for that vector the system will GP fault. If the ISR does not do an End of Interrupt (EOI) the bit for the vector will be left set in the in-service register and mask all interrupts at the same or lower priority.

Workaround: Any vector programmed into an LVT entry must have an ISR associated with it, even if that vector was programmed as masked. This ISR routine must do an EOI to clear any unexpected interrupts that may occur. The ISR associated with the spurious vector does not generate an EOI, therefore the spurious vector should not be used when writing the LVT.

Status: For the steppings affected, see the Summary Tables of Changes.

AAH5 MOV To/From Debug Registers Causes Debug Exception

Problem: When in V86 mode, if a MOV instruction is executed to/from a debug registers, a general-protection exception (#GP) should be generated. However, in the case when the general detect enable flag (GD) bit is set, the observed behavior is that a debug exception (#DB) is generated instead.

Implication: With debug-register protection enabled (i.e., the GD bit set), when attempting to execute a MOV on debug registers in V86 mode, a debug exception will be generated instead of the expected general-protection fault.

Workaround: In general, operating systems do not set the GD bit when they are in V86 mode. The GD bit is generally set and used by debuggers. The debug exception handler should check that the exception did not occur in V86 mode before continuing. If the exception did occur in V86 mode, the exception may be directed to the general-protection exception handler.

Status: For the steppings affected, see the Summary Tables of Changes.
**AAH6 Using 2M/4M Pages When A20M# Is Asserted May Result in Incorrect Address Translations**

**Problem:** An external A20M# pin if enabled forces address bit 20 to be masked (forced to zero) to emulate real-address mode address wraparound at 1 megabyte. However, if all of the following conditions are met, address bit 20 may not be masked.

- paging is enabled
- a linear address has bit 20 set
- the address references a large page
- A20M# is enabled

**Implication:** When A20M# is enabled and an address references a large page the resulting translated physical address may be incorrect. This erratum has not been observed with any commercially available operating system.

**Workaround:** Operating systems should not allow A20M# to be enabled if the masking of address bit 20 could be applied to an address that references a large page. A20M# is normally only used with the first megabyte of memory.

**Status:** For the steppingss affected, see the Summary Tables of Changes.

---

**AAH7 Values for LBR/BTS/BTM will be Incorrect after an Exit from SMM**

**Problem:** After a return from SMM (System Management Mode), the CPU will incorrectly update the LBR (Last Branch Record) and the BTS (Branch Trace Store), hence rendering their data invalid. The corresponding data if sent out as a BTM on the system bus will also be incorrect.

Note: This issue would only occur when one of the 3 above mentioned debug support facilities are used.

**Implication:** The value of the LBR, BTS, and BTM immediately after an RSM operation should not be used.

**Workaround:** None

**Status:** For the steppingss affected, see the Summary Tables of Changes.
**AAH8**  Incorrect Address Computed For Last Byte of FXSAVE/FXRSTOR Image Leads to Partial Memory Update

**Problem:** A partial memory state save of the 512-byte FXSAVE image or a partial memory state restore of the FXRSTOR image may occur if a memory address exceeds the 64KB limit while the processor is operating in 16-bit mode or if a memory address exceeds the 4GB limit while the processor is operating in 32-bit mode.

**Implication:** FXSAVE/FXRSTOR will incur a #GP fault due to the memory limit violation as expected but the memory state may be only partially saved or restored.

**Workaround:** Software should avoid memory accesses that wrap around the respective 16-bit and 32-bit mode memory limits.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAH9**  A Thermal Interrupt is Not Generated when the Current Temperature is Invalid

**Problem:** When the DTS (Digital Thermal Sensor) crosses one of its programmed thresholds it generates an interrupt and logs the event (IA32_THERM_STATUS MSR (019Ch) bits [9,7]). Due to this erratum, if the DTS reaches an invalid temperature (as indicated IA32_THERM_STATUS MSR bit[31]) it does not generate an interrupt even if one of the programmed thresholds is crossed and the corresponding log bits become set.

**Implication:** When the temperature reaches an invalid temperature the CPU does not generate a Thermal interrupt even if a programmed threshold is crossed.

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAH10**  Programming the Digital Thermal Sensor (DTS) Threshold May Cause Unexpected Thermal Interrupts

**Problem:** Software can enable DTS thermal interrupts by programming the thermal threshold and setting the respective thermal interrupt enable bit. When programming DTS value, the previous DTS threshold may be crossed. This will generate an unexpected thermal interrupt.

**Implication:** Software may observe an unexpected thermal interrupt occur after reprogramming the thermal threshold.

**Workaround:** In the ACPI/OS implement a workaround by temporarily disabling the DTS threshold interrupt before updating the DTS threshold value.

**Status:** For the steppings affected, see the Summary Tables of Changes.
**AAH11** **Returning to Real Mode from SMM with EFLAGS.VM Set May Result in Unpredictable System Behavior**

**Problem:** Returning back from SMM mode into real mode while EFLAGS.VM is set in SMRAM may result in unpredictable system behavior.

**Implication:** If SMM software changes the values of the EFLAGS.VM in SMRAM, it may result in unpredictable system behavior. Intel has not observed this behavior in commercially available software.

SMM software should not change the value of EFLAGS.VM in SMRAM.

**Status** For the steppings affected, see the Summary Tables of Changes.

**AAH12** **Fault on ENTER Instruction May Result in Unexpected Values on Stack Frame**

**Problem:** The ENTER instruction is used to create a procedure stack frame. Due to this erratum, if execution of the ENTER instruction results in a fault, the dynamic storage area of the resultant stack frame may contain unexpected values (i.e. residual stack data as a result of processing the fault).

**Implication:** Data in the created stack frame may be altered following a fault on the ENTER instruction. Please refer to "Procedure Calls For Block-Structured Languages" in IA-32 Intel® Architecture Software Developer’s Manual, Vol. 1, Basic Architecture, for information on the usage of the ENTER instructions. This erratum is not expected to occur in ring 3. Faults are usually processed in ring 0 and stack switch occurs when transferring to ring 0. Intel has not observed this erratum on any commercially available software.

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAH13** **With TF (Trap Flag) Asserted, FP Instruction That Triggers an Unmasked FP Exception May Take Single Step Trap before Retirement of Instruction**

**Problem:** If an FP instruction generates an unmasked exception with the EFLAGS.TF=1, it is possible for external events to occur, including a transition to a lower power state. When resuming from the lower power state, it may be possible to take the single step trap before the execution of the original FP instruction completes.

**Implication:** A Single Step trap will be taken when not expected.

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.
**AAH14**  An Enabled Debug Breakpoint or Single Step Trap May Be Taken after MOV SS/POP SS Instruction if it is Followed by an Instruction That Signals a Floating Point Exception

**Problem:** A MOV SS/POP SS instruction should inhibit all interrupts including debug breakpoints until after execution of the following instruction. This is intended to allow the sequential execution of MOV SS/POP SS and MOV [r/e]SP, [r/e]BP instructions without having an invalid stack during interrupt handling. However, an enabled debug breakpoint or single step trap may be taken after MOV SS/POP SS if this instruction is followed by an instruction that signals a floating point exception rather than a MOV [r/e]SP, [r/e]BP instruction. This results in a debug exception being signaled on an unexpected instruction boundary since the MOV SS/POP SS and the following instruction should be executed atomically.

**Implication:** This can result in incorrect signaling of a debug exception and possibly a mismatched Stack Segment and Stack Pointer. If MOV SS/POP SS is not followed by a MOV [r/e]SP, [r/e]BP, there may be a mismatched Stack Segment and Stack Pointer on any exception. Intel has not observed this erratum with any commercially available software, or system.

**Workaround:** As recommended in the IA32 Intel® Architecture Software Developer’s Manual, the use of MOV SS/POP SS in conjunction with MOV [r/e]SP, [r/e]BP will avoid the failure since the MOV [r/e]SP, [r/e]BP will not generate a floating point exception. Developers of debug tools should be aware of the potential incorrect debug event signaling created by this erratum.

**Status:** For the steppings affected, see the Summary Tables of Changes.

**AAH15**  Code Segment Limit/Canonical Faults on RSM May be Serviced before Higher Priority Interrupts/Exceptions and May Push the Wrong Address Onto the Stack

**Problem:** Normally, when the processor encounters a Segment Limit or Canonical Fault due to code execution, a #GP (General Protection Exception) fault is generated after all higher priority Interrupts and exceptions are serviced. Due to this erratum, if RSM (Resume from System Management Mode) returns to execution flow that results in a Code Segment Limit or Canonical Fault, the #GP fault may be serviced before a higher priority Interrupt or Exception (e.g. NMI (Non-Maskable Interrupt), Debug break(#DB), Machine Check (#MC), etc.). If the RSM attempts to return to a non-canonical address, the address pushed onto the stack for this #GP fault may not match the non-canonical address that caused the fault.

**Implication:** Operating systems may observe a #GP fault being serviced before higher priority Interrupts and Exceptions. Intel has not observed this erratum on any commercially available software.

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.
AAH16  **BTS(Branch Trace Store) and PEBS(Precise Event Based Sampling) May Update Memory outside the BTS/PEBS Buffer**

**Problem:** If the BTS/PEBS buffer is defined such that:

- The difference between BTS/PEBS buffer base and BTS/PEBS absolute maximum is not an integer multiple of the corresponding record sizes
- BTS/PEBS absolute maximum is less than a record size from the end of the virtual address space
- The record that would cross BTS/PEBS absolute maximum will also continue past the end of the virtual address space

A BTS/PEBS record can be written that will wrap at the 4G boundary (IA32) or 2^64 boundary (EM64T mode), and write memory outside of the BTS/PEBS buffer.

**Implication:** Software that uses BTS/PEBS near the 4G boundary (IA32) or 2^64 boundary (EM64T mode), and defines the buffer such that it does not hold an integer multiple of records can update memory outside the BTS/PEBS buffer.

**Workaround:** Define BTS/PEBS buffer such that BTS/PEBS absolute maximum minus BTS/PEBS buffer base is integer multiple of the corresponding record sizes as recommended in the IA-32 Intel® Architecture Software Developer’s Manual, Volume 3.

**Status:** For the steppings affected, see the Summary Tables of Changes.

AAH17  **Single Step Interrupts with Floating Point Exception Pending May Be Mishandled**

**Problem:** In certain circumstances, when a floating point exception (#MF) is pending during single-step execution, processing of the single-step debug exception (#DB) may be mishandled.

**Implication:** When this erratum occurs, #DB will be incorrectly handled as follows:

- #DB is signaled before the pending higher priority #MF (Interrupt 16)
- #DB is generated twice on the same instruction

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.
AAH18 Unsynchronized Cross-Modifying Code Operations Can Cause Unexpected Instruction Execution Results

**Problem:** The act of one processor, or system bus master, writing data into a currently executing code segment of a second processor with the intent of having the second processor execute that data as code is called cross-modifying code (XMC). XMC that does not force the second processor to execute a synchronizing instruction, prior to execution of the new code, is called unsynchronized XMC. Software using unsynchronized XMC to modify the instruction byte stream of a processor can see unexpected or unpredictable execution behavior from the processor that is executing the modified code.

**Implication:** In this case, the phrase "unexpected or unpredictable execution behavior" encompasses the generation of most of the exceptions listed in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A: System Programming Guide, including a General Protection Fault (#GP) or other unexpected behaviors.

**Workaround:** In order to avoid this erratum, programmers should use the XMC synchronization algorithm as detailed in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A: System Programming Guide, Section: Handling Self- and Cross-Modifying Code.

**Status:** For the steppings affected, see the Summary Tables of Changes.

AAH19 IO_SMI Indication in SMRAM State Save Area May be Set Incorrectly

**Problem:** The IO_SMI bit in SMRAM’s location 7FA4H is set to "1" by the CPU to indicate a System Management Interrupt (SMI) occurred as the result of executing an instruction that reads from an I/O port. Due to this erratum, the IO_SMI bit may be incorrectly set by:

- A SMI that is pending while a lower priority event is executing
- A REP I/O read
- A I/O read that redirects to MWAIT

**Implication:** SMM handlers may get false IO_SMI indication.

**Workaround:** The SMM handler has to evaluate the saved context to determine if the SMI was triggered by an instruction that read from an I/O port. The SMM handler must not restart an I/O instruction if the platform has not been configured to generate a synchronous SMI for the recorded I/O port address.

**Status:** For the steppings affected, see the Summary Tables of Changes.
AAH20  **Writes to IA32_DEBUGCTL MSR May Fail when FREEZE_LBRS_ON_PMI is Set**

**Problem:** When the FREEZE_LBRS_ON_PMI, IA32_DEBUGCTL MSR (1D9H) bit [11], is set, future writes to IA32_DEBUGCTL MSR may not occur in certain rare corner cases. Writes to this register by software or during certain processor operations are affected.

**Implication:** Under certain circumstances, the IA32_DEBUGCTL MSR value may not be updated properly and will retain the old value. Intel has not observed this erratum with any commercially available software.

**Workaround:** Do not set the FREEZE_LBRS_ON_PMI bit of IA32_DEBUGCTL MSR.

**Status:** For the steppings affected, see the Summary Tables of Changes.

AAH21  **Address Reported by Machine-Check Architecture (MCA) on L2 Cache Errors May be Incorrect**

**Problem:** When an L2 Cache error occurs (Error code 0x010A or 0x110A reported in IA32_MCI_STATUS MSR bits [15:0]), the address is logged in the MCA address register (IA32_MCI_ADDR MSR). Under some scenarios, the address reported may be incorrect.

**Implication:** Software should not rely on the value reported in IA32_MCI_ADDR MSR for L2 Cache errors.

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.

AAH22  **Pending x87 FPU Exceptions (#MF) Following STI May Be Serviced Before Higher Priority Interrupts**

**Problem:** Interrupts that are pending prior to the execution of the STI (Set Interrupt Flag) instruction are normally serviced immediately after the instruction following the STI. An exception to this is if the following instruction triggers a #MF. In this situation, the interrupt should be serviced before the #MF. Because of this erratum, if following STI, an instruction that triggers a #MF is executed while STPCLK#, Enhanced Intel SpeedStep Technology transitions or Thermal Monitor events occur, the pending #MF may be serviced before higher priority interrupts.

**Implication:** Software may observe #MF being serviced before higher priority interrupts.

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.
AAH23  **Benign Exception after a Double Fault May Not Cause a Triple Fault Shutdown**

**Problem:** According to the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, "Exception and Interrupt Reference", if another exception occurs while attempting to call the double-fault handler, the processor enters shutdown mode. Due to this erratum, any benign faults while attempting to call double-fault handler will not cause a shutdown. However Contributory Exceptions and Page Faults will continue to cause a triple fault shutdown.

**Implication:** If a benign exception occurs while attempting to call the double-fault handler, the processor may hang or may handle the benign exception. Intel has not observed this erratum with any commercially available software.

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.

AAH24  **IA32_MC1_STATUS MSR Bit [60] Does Not Reflect Machine Check Error Reporting Enable Correctly**

**Problem:** IA32_MC1_STATUS MSR (405H) bit[60] (EN- Error Enabled) is supposed to indicate whether the enable bit in the IA32_MC1_CTL MSR (404H) was set at the time of the last update to the IA32_MC1_STATUS MSR. Due to this erratum, IA32_MC1_STATUS MSR bit [60] instead reports the current value of the IA32_MC1_CTL MSR enable bit.

**Implication:** IA32_MC1_STATUS MSR bit [60] may not reflect the correct state of the enable bit in the IA32_MC1_CTL MSR at the time of the last update.

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.

AAH25  **Split Locked Stores or Locked Stores Through Certain Segments May not Trigger the Monitoring Hardware**

**Problem:** Logical processors normally resume program execution following the MWAIT, when another logical processor performs a write access to a WB cacheable address within the address range used to perform the MONITOR operation. Due to this erratum, a logical processor may not resume execution until the next targeted interrupt event or O/S timer tick following a locked store within the monitored address range that either spans across cache lines or uses a segment register whose segment base is non-cacheline aligned.

**Implication:** The logical processor that executed the MWAIT instruction may not resume execution until the next targeted interrupt event or O/S timer tick in the case where the monitored address is written by a locked store which is either split across cache lines or through a segment whose segment base bits 5 to 0 are non-zero.

**Workaround:** Avoid accessing the monitored address range using either locked stores that split cache lines or locked stores that use a segment with a non-cacheline aligned segment base. It is possible for the BIOS to contain a workaround for this erratum

**Status:** For the steppings affected, see the Summary Tables of Changes.
Errata

AAH26 When BIST is Enabled, Warm Reset Incorrectly Clears IA32_FEATURE_CONTROL MSR and the Last Exception Record MSRs

Problem: IA32_FEATURE_CONTROL MSR (3AH), MSR_LER_FROM_LIP MSR (1DDH), and MSR_LER_TO_LIP MSR (1DEH) are cleared during warm reset when BIST (Built-In Self Test) is enabled. These MSRs should only be cleared on a power-up reset and not on a warm reset. A warm reset is different from a power-up reset in that PWRGOOD remains active throughout the assertion of RESET#.

Implication: Due to this erratum, any warm reset will clear IA32_FEATURE_CONTROL MSR, MSR_LER_FROM_LIP MSR, and MSR_LER_TO_LIP MSR content when BIST is enabled.

Workaround: BIOS or other firmware software must save IA32_FEATURE_CONTROL MSR, MSR_LER_FROM_LIP MSR, and MSR_LER_TO_LIP MSR information before warm reset and restore and reprogram the MSRs after the warm reset.

Status: For the steppings affected, see the Summary Tables of Changes.

AAH27 LBR/BTM/BTS Information Immediately After a Transition From Legacy/Compatibility Mode to 64-bit Mode May Be Incorrect

Problem: If a transition from legacy/compatibility mode to 64-bit mode occurs and another branch event occurs before the first instruction executes (for example an external interrupt or trap) then any FROM address recorded by LBR (Last Branch Record), BTM (Branch Trace Message) or BTS (Branch Trace Store) on that second event may incorrectly report the upper 32-bits as zero.

Implication: Due to this erratum, bits 63:32 of the ‘FROM’ value for LBR/BTM/BTS may be improperly zeroed after a transition to 64-bit mode when the RIP (Instruction Pointer Register) is greater than 4 Gigabyte.

Workaround: None identified. This erratum may be detected by a ‘FROM’ address having its upper 32-bits zero but its lower 32-bits matching the previous ‘TO’ address recorded.

Status: For the steppings affected, see the Summary Tables of Changes.

AAH28 CPUID Instruction Returns Incorrect Brand String

Problem: When a CPUID instruction is executed with EAX = 80000002H, 80000003H and 80000004H on an Intel® Atom™ processor, the return value contains the brand string Intel(R) Core(TM) CPU when it should have Intel(R) Atom(TM) CPU.

Implication: When this erratum occurs, the processor will report the incorrect brand string.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.
AAH29  A Logical Processor May Incorrectly Clear Thermal Status Log Indicator During Intel Deep Power Down Technology State Transition

Problem:  When a logical processor enters the Intel Deep Power Down Technology State (e.g. as requested by MWAIT or I/O redirection), it may incorrectly clear the sticky Thermal Status Log flag (bit 1) in IA32_THERM_STATUS MSR (19CH). This erratum will not occur when Hyper-Threading (HT) is disabled.

Implication:  When Hyper-Threading is enabled, a logical processor may incorrectly indicate that the thermal sensor has not tripped since last power-up.

Workaround:  It is possible for the BIOS to contain a workaround for this erratum.

Status:  For the steppings affected, see the Summary Tables of Changes.

AAH30  The Instruction Cache Does Not Respond to Snoops When All Logical Processors on a Core Are in an Inactive State

Problem:  When all logical processors on a core enter an inactive state (e.g. MWAIT or HLT), the processor may incorrectly stop flushing lines in its instruction cache in response to snoops. This may cause the processor to not detect that memory has been modified and to execute the old instructions after waking up instead of the new contents of memory.

Implication:  The processor may execute incorrect instructions after waking up from an inactive state.

Workaround:  It is possible for the BIOS to contain a workaround for this erratum.

Status:  For the steppings affected, see the Summary Tables of Changes.

AAH31  LINT0 Assertion and Deassertion During an Inactive State May Cause Unexpected Operation When APIC is Disabled

Problem:  An interrupt delivered via LINT0 pins when the APIC is hardware disabled (IA32_APIC_BASE MSR (1BH) bit [11] is cleared) will usually keep the pin asserted until after the interrupt is acknowledged. However, if LINT0 is asserted and then deasserted before the interrupt is acknowledged and both of the following are true;

- the APIC is hardware disabled (IA32_APIC_BASE MSR bit [11] is clear) and
- the processor is in an inactive state that was requested by MWAIT, I/O redirection, VM-entry or RSM, then the processor may operate incorrectly.

Implication:  Due to this erratum, the processor may run unexpected code and/or generate an unexpected exception. Intel has not observed this erratum with any commercially available software.

Workaround:  If LINT0 is used, it is recommended to either leave the APIC enabled (IA32_APIC_BASE MSR bit [11] set to 1) or do not use MWAIT, I/O redirection, VM-entry or RSM to enter an inactive state.

Status:  For the steppings affected, see the Summary Tables of Changes.
Errata

AAH32  Processor May Not Wake Up from an Inactive State When an Enhanced Intel® SpeedStep Technology Transition is Pending

Problem: Due to this erratum, the processor may hang in rare scenarios when it is in an inactive state and there is an Enhanced Intel® SpeedStep Technology transition pending.

Implication: The processor may hang and be unable to resume execution. A processor reset will be needed to restart processor execution. Intel has not observed this erratum with any commercially available software.

Workaround: It is possible for the BIOS to contain a workaround to this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

AAH33  IRET under Certain Conditions May Cause an Unexpected Alignment Check Exception

Problem: In IA-32e mode, it is possible to get an Alignment Check Exception (#AC) on the IRET instruction even though alignment checks were disabled at the start of the IRET. This can only occur if the IRET instruction is returning from CPL3 code to CPL3 code. IRETs from CPL0/1/2 are not affected. This erratum can occur if the EFLAGS value on the stack has the AC flag set, and the interrupt handler's stack is misaligned. In IA-32e mode, RSP is aligned to a 16-byte boundary before pushing the stack frame.

Implication: In IA-32e mode, under the conditions given above, an IRET can get a #AC even if alignment checks are disabled at the start of the IRET. This erratum can only be observed with a software generated stack frame.

Workaround: Software should not generate misaligned stack frames for use with IRET.

Status: For the steppings affected, see the Summary Tables of Changes.

AAH34  Thermal Interrupts are Dropped During and While Exiting Intel® Deep Power-Down State

Problem: Thermal interrupts are ignored while the processor is in Intel Deep Power-Down State as well as during a small window of time while exiting from Intel Deep Power-Down State. During this window, if the PROCHOT signal is driven or the internal value of the sensor reaches the programmed thermal trip point, then the associated thermal interrupt may be lost.

Implication: In the event of a thermal event while a processor is waking up from Intel Deep Power-Down State, the processor will initiate an appropriate throttle response. However, the associated thermal interrupt generated may be lost.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.
AAH35 Correlation of CS Segment Register During RSM While Transitioning From Real Mode to Protected Mode

Problem: During the transition from real mode to protected mode, if an SMI (System Management Interrupt) occurs between the MOV to CR0 that sets PE (Protection Enable, bit 0) and the first far JMP, the subsequent RSM (Resume from System Management Mode) may cause the lower two bits of CS segment register to be corrupted.

Implication: The corruption of the bottom two bits of the CS segment register will have no impact unless software explicitly examines the CS segment register between enabling protected mode and the first far JMP. Intel® 64 and IA-32 Architectures Software Developer’s Manual Volume 3A: System Programming Guide, Part 1, in the section titled "Switching to Protected Mode" recommends the far JMP immediately follows the write to CR0 to enable protected mode. Intel has not observed this error with any commercially available software.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AAH36 Processor May Contain Incorrect Data and Hang Upon a Snoop When Combined with Specific Other Internal Conditions

Problem: In a specific corner case a snoop to a processor may cause incorrect data that will be followed by a hang.

Implication: Due to this error, the processor may contain incorrect data and hang in this specific circumstance.

Workaround: It is possible for the BIOS to contain a workaround for this error.

Status: For the steppings affected, see the Summary Tables of Changes.

AAH37 CPUID Instruction Returns Incorrect Value For Leaf 0xA

Problem: When a CPUID instruction is executed with EAX = 0AH, the value returned in EDX is 0x2501, which reports support for only one fixed-function performance counter and also has an undefined bit [bit 13] set. The value of EDX should be 0x0503, reflecting that three fixed-function performance counters are supported.

Implication: When this error occurs, the processor will report an incorrect value in EDX.

Workaround: None

Status: For the steppings affected, see the Summary Tables of Changes.
AAH38  **GP and Fixed Performance Monitoring Counters With AnyThread Bit Set May Not Accurately Count Only OS or Only USR Events**

**Problem:** A fixed or GP (general purpose) performance counter with the AnyThread bit (IA32_FIXED_CTR_CTRL MSR (38DH) bit [2] for IA32_FIXED_CTR0, bit [6] for IA32_FIXED_CTR1, bit [10] for IA32_FIXED_CTR2; IA32_PERFEVTSEL0 MSR (186H)/IA32_PERFEVTSEL1 MSR (187H) bit [21]) set may not count correctly when counting only OS (ring 0) events or only USR (ring >0) events. The counters will count correctly if they are counting both OS and USR events or if the AnyThread bit is clear.

**Implication:** A performance monitor counter may be incorrect when it is counting for all logical processors on that core and not counting at all privilege levels. This erratum will only occur on processors supporting multiple logical processors per core.

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.

AAH39  **PMI Request is Not Generated on a Counter Overflow if Its OVF Bit is Already Set in IA32_PERF_GLOBAL_STATUS**

**Problem:** If a performance counter overflows and software does not clear the corresponding OVF (overflow) bit in IA32_PERF_GLOBAL_STATUS MSR (38Eh) then future overflows of that counter will not trigger PMI (Performance Monitoring Interrupt) requests.

**Implication:** If software does not clear the OVF bit corresponding to a performance counter then future counter overflows may not cause PMI request.

**Workaround:** Software should clear the IA32_PERF_GLOBAL_STATUS.OVF bit in the PMI handler

**Status:** For the steppings affected, see the Summary Tables of Changes.

AAH40  **CPUID Indicates Wrong L2 Association in Leaf 80000006H**

**Problem:** When a CPUID instruction is executed with EAX= 80000006H on a processor with a 512K L2 cache, it incorrectly returns 08H in ECX[15:12] which indicates a 16-way set associative L2. The return value in ECX[15:12] should have been 06H to indicate a 8-way set associative L2.

**Implication:** CPUID will report the L2 set association as 16-way when it should report 8-way.

**Workaround:** None

**Status:** For the steppings affected, see the Summary Tables of Changes.
AAH41  Code Fetch May Occur to Incorrect Address After a Large Page is Split Into 4-KByte Pages

Problem: If software clears the PS (page size) bit in a present PDE (page directory entry), that will cause linear addresses mapped through this PDE to use 4-KByte pages instead of using a large page after old TLB entries are invalidated. Due to this erratum, if a code fetch uses this PDE before the TLB entry for the large page is invalidated then it may fetch from a different physical address than specified by either the old large page translation or the new 4-KByte page translation. This erratum may also cause speculative code fetches from incorrect addresses.

Implication: The processor may fetch code from an incorrect address after a large page is converted into 4-Kbyte pages.

Workaround: None

Status: For the steppings affected, see the Summary Tables of Changes.

AAH41  AAH42  Processor May Use an Incorrect Translation if the TLBs Contain Two Different Translations For a Linear Address

Problem: The TLBs may contain both ordinary and large-page translations for a 4-KByte range of linear addresses. This may occur if software modifies a PDE (page-directory entry) that is marked present to set the PS bit (this changes the page size used for the address range). If the two translations differ with respect to page frame, permissions, or memory type, the processor may use a page frame, permissions, or memory type that corresponds to neither translation.

Implication: Due to this erratum, software may not function properly if it sets the PS flag in a PDE and also changes the page frame, permissions, or memory type for the linear addresses mapped through that PDE.

Workaround: Software can avoid this problem by ensuring that the TLBs never contain both ordinary and large-page translations for a linear address that differ with respect to page frame, permissions, or memory type.

Status: For the steppings affected, see the Summary Tables of Changes.

AAH43  CPUID Feature Flag Incorrectly Indicates TM2 as Supported

Problem: Processors with no support for TM2 (Intel® Thermal Monitor 2) falsely report support for TM2 as indicated by TM2 (bit 8) being set in the Feature Flag returned in ECX when executing CPUID with EAX=01H.

Implication: CPUID Feature Flag TM2 cannot be used to identify processors where TM2 is not supported.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AAH44  IA32_MC2_STATUS [OVERFLOW] Bit is Not Set When Single-Bit Correctable ECC Error Occurs
Errata

**Problem:** The OVERFLOW bit should be set if the VAL bit (IA32_MC2_STATUS (409H) bit [63]) is set when a new error occurs. Due to this erratum, the OVERFLOW bit (IA32_MC2_STATUS (409H) bit [62]) is only set when a prior uncorrected error (as indicated by the UC bit (IA32_MC2_STATUS (409H) bit [61])) is present at the time the second error occurs.

**Implication:** Any L2 correctable error will not set the IA32_MC2_STATUS.OVERFLOW bit when overwriting a prior L2 correctable error.

**Workaround:** The frequency of occurrence of this problem is reduced greatly if an operating system regularly polls and clears the machine check banks as this reduces the likelihood of an overflow condition.

**Status:** For the steppings affected, see the Summary Tables of Changes.

### AAH45 FP Data Operand Pointer May Be Incorrectly Calculated After an FP Access Which Wraps a 4-Gbyte Boundary in Code That Uses 32-Bit Address Size in 64-bit Mode

**Problem:** The FP (Floating Point) Data Operand Pointer is the effective address of the operand associated with the last non-control FP instruction executed by the processor. If an 80-bit FP access (load or store) uses a 32-bit address size in 64-bit mode and the memory access wraps a 4-Gbyte boundary and the FP environment is subsequently saved, the value contained in the FP Data Operand Pointer may be incorrect.

**Implication:** Due to this erratum, the FP Data Operand Pointer may be incorrect. Wrapping an 80-bit FP load around a 4-Gbyte boundary in this way is not a normal programming practice. Intel has not observed this erratum with any commercially available software.

**Workaround:** If the FP Data Operand Pointer is used in a 64-bit operating system which may run code accessing 32-bit addresses, care must be taken to ensure that no 80-bit FP accesses are wrapped around a 4-Gbyte boundary.

**Status:** For the steppings affected, see the Summary Tables of Changes.

### AAH46 FP Data Operand Pointer May Be Incorrectly Calculated After an FP Access Which Wraps a 64-Kbyte Boundary in 16-Bit Code

**Problem:** The FP (Floating Point) Data Operand Pointer is the effective address of the operand associated with the last non-control FP instruction executed by the processor. If an 80-bit FP access (load or store) occurs in a 16-bit mode other than protected mode (in which case the access will produce a segment limit violation), the memory access wraps a 64-Kbyte boundary, and the FP environment is subsequently saved, the value contained in the FP Data Operand Pointer may be incorrect.

**Implication:** Due to this erratum, the FP Data Operand Pointer may be incorrect. Wrapping an 80-bit FP load around a segment boundary in this way is not a normal programming practice. Intel has not observed this erratum with any commercially available software.

**Workaround:** If the FP Data Operand Pointer is used in an operating system which may run 16-bit FP code, care must be taken to ensure that no 80-bit FP accesses are wrapped around a 64-Kbyte boundary.

**Status:** For the steppings affected, see the Summary Tables of Changes.
There are no specification changes in this revision of the specification update.

§
There are no specification clarifications in this revision of the specification update.

§
There are no document changes in this revision of the specification update.

§