

High-Performance 40nm Gate Length InSb P-Channel Compressively Strained Quantum Well Field Effect Transistors for Low-Power ($V_{CC}=0.5V$) Logic Applications

M. Radosavljevic, T. Ashley*, A. Andreev*, S. D. Coomber*,
G. Dewey, M. T. Emeny*, M. Fearn*, D. G. Hayes*, K. P. Hilton*,
M. K. Hudait, R. Jefferies*, T. Martin*, R. Pillarisetty, W. Rachmady,
T. Rakshit, S. J. Smith*, M. J. Uren*, D. J. Wallis*, P. J. Wilding*
and Robert Chau

Components Research, TMG
Intel Corporation

*QinetiQ

Contact: robert.s.chau@intel.com



Outline

- **Motivation**
- **Materials**
- **Transistors**
- **Benchmarking**
- **Summary**

Outline

- **Motivation**
- **Materials**
- **Transistors**
- **Benchmarking**
- **Summary**


Advantages of III-V n-QWFETs for Low V_{CC} Logic (e.g. 0.5V)



- III-V n-channel has >30X higher electron mobility over Si
- III-V on Si achieves $f_T > 400\text{GHz}$ at $V_{CC}=0.5\text{V}$

Advantages of III-V n-QWFETs for Low V_{CC} Logic (e.g. 0.5V)


Measurement Data at $V_G - V_T = 0.3V$




- $V_{eff} = G_{mi} / C_{gi}$, extracted from RF measurements
- Further improvement in V_{eff} via shorter gate-to-QW separation and continued L_G scaling

Advantages of III-V n-QWFETs for Low V_{CC} Logic (e.g. 0.5V)

Experimental Data:



Experiment & Simulation:




- Intrinsic drive current = $(q \cdot V_{\text{eff}} \cdot n_s)$
- At $V_G - V_T = 0.3\text{V}$, III-V shows $>50\%$ gain in intrinsic drive current over Si
- Measured I_{DSAT} gain in current devices $>20\%$ over Si


Advantages of III-V n-QWFETs for Low V_{CC} Logic (e.g. 0.5V)

Experimental Data:

Experiment & Simulation:




P-channel QW Materials Options



- Ge p-QWFET is an option under investigation
 - Parallel conduction is a major issue
- Existing III-V p-QWFET data matched to Si at best
 - Can p-channel performance in III-V be improved?
 - **InSb has highest hole mobility in III-V**

Enhancing InSb Hole Mobility via Biaxial Compressive Strain





- K.P simulations show that biaxial compressive strain significantly reduces in-plane hole effective mass in InSb

Outline



- Motivation
- **Materials**
- Transistors
- Benchmarking
- Summary

InSb Quantum Well Device Structure





- Simulations indicate hole confinement in InSb QW
- Remote doping is utilized to reduce Coulomb scattering
- Larger biaxial strain requires reduction in QW thickness

Modulating Biaxial Compressive Strain in InSb Quantum Well Device Structure




- XRD validates the full relaxation of bottom barrier layers
- Resulting biaxial compressive strain in QW is increased with increasing Al%

XTEM Micrographs of InSb QW Device Structure



- 5nm QW with 1.9% biaxial compressive strain

Mobility of InSb p-QW Device Structure





- Mobility improves with increased biaxial compressive strain and remote doping
- Highest p-QW device structure mobility:
 $\mu=1230\text{cm}^2/\text{V}\cdot\text{s}$ at $n_s=1.1\text{e}12/\text{cm}^2$
- InSb QW hole mobility is 5X higher than strained Si

Outline



- Motivation
- Materials
- **Transistors**
- Benchmarking
- Summary

InSb p-QWFET Fabrication





- A two gate finger InSb QWFET is fabricated with gate air-bridge using mesa isolation
- $L_G=40\text{-}125\text{nm}$ fabricated with recess etch Schottky gate
- Gate-to-QW separation in SiO_2 equivalent thickness, $T_{\text{OXE}} = 30\text{\AA}$ at $V_G - V_T = -0.3\text{V}$

InSb p-QWFET $L_G=125\text{nm}$




- $L_G=125\text{nm}$ device has $SS = 90\text{mV/dec}$, and $\text{DIBL} = 80\text{mV/V}$
- $I_{\text{ON}}/I_{\text{OFF}} > 700$ at $V_{\text{DS}} = -0.5\text{V}$ with $0.5\text{V } V_G$ swing

InSb p-QWFET $L_G=40\text{nm}$





- $L_G=40\text{nm}$ device has $SS=160\text{mV/dec}$, and $DIBL=220\text{mV/V}$
- $I_{ON}/I_{OFF} = 150$ at $V_{DS} = -0.5\text{V}$ with 0.5V V_G swing
- T_{OXE} reduction required for SS and $DIBL$ improvement

InSb p-QWFET $L_G=40\text{nm}$





- $L_G=40\text{nm}$ device achieves $G_m=500\mu\text{S}/\mu\text{m}$ at $V_{\text{CC}}=0.5\text{V}$, the highest reported for III-V p-QWFET

InSb p-QWFET Short-Channel Effects




- Short channel effects can be improved by further reducing gate to channel separation

InSb p-QWFET RF Measurements and Modeling



- Measured and modeled S-parameters fit each other with RMS error $<2\%$
- Extracted gate capacitance is independent of frequency

InSb p-QWFET RF Performance





- $L_G=40\text{nm}$ device achieves $f_T=140\text{GHz}$ at $V_{CC}=0.5\text{V}$, the highest reported for III-V p-QWFET

Outline


- Motivation
- Materials
- Transistors
- **Benchmarking**
- Summary

Benchmarking of InSb p-QWFET





- InSb p-QWFETs exhibit significant improvement in gate delay and energy-delay product

Speed-Power Performance of InSb p-QWFET



- $L_G=40\text{nm}$ device achieves $f_T=140\text{GHz}$ at $V_{CC}=0.5\text{V}$, the highest reported for III-V p-QWFET

InSb p-QWFET Effective Velocity and Intrinsic Drive Current



- InSb p-QWFETs show $>2X$ V_{eff} gain over strained Si p-MOSFETs at matched DIBL
- At $V_G - V_T = -0.3V$, InSb p-QWFET is matched in intrinsic drive current to Si despite less gate control
- Further improvement via T_{OXE} reduction or strain increase

Outline

- Motivation
- Materials
- Transistors
- Benchmarking
- Summary

Summary

- **InSb p-QW device structure demonstrates**
 - 1.9% biaxial compressive strain
 - hole mobility of $1,230\text{cm}^2/\text{V}\cdot\text{s}$ at $n_s=1.1\text{e}12/\text{cm}^2$
- **InSb device with $L_G=40\text{nm}$ achieves**
 - peak $G_m=500\ \mu\text{S}/\mu\text{m}$ at $V_{CC}=0.5\text{V}$, highest reported for III-V p-QWFETs
 - peak $f_T=140\text{GHz}$ at $V_{CC}=0.5\text{V}$, highest reported for III-V p-QWFETs
- **Benchmarking InSb p-QWFETs to standard strained Si**
 - $>2\text{X}$ V_{eff} gain at same DIBL
 - Intrinsic I_{DSAT} ($q \cdot n_s \cdot V_{eff}$) matched at $V_{CC}=0.5\text{V}$ despite thicker T_{OXE}

Strained InSb p-QWFET intrinsic transport advantages make it a promising option for the III-V CMOS configuration

**For further information on Intel's technology,
please visit our Technology & Research page at
www.intel.com/technology**