

Intel® 82598 Power Supply Sequencing/Power On Reset/ LAN_PWR_GOOD Design Clarifications

December 2008



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

IMPORTANT - PLEASE READ BEFORE INSTALLING OR USING INTEL® PRE-RELEASE PRODUCTS.

Please review the terms at http://www.intel.com/netcomms/prerelease_terms.htm carefully before using any Intel® pre-release product, including any evaluation, development or reference hardware and/or software product (collectively, "Pre-Release Product"). By using the Pre-Release Product, you indicate your acceptance of these terms, which constitute the agreement (the "Agreement") between you and Intel Corporation ("Intel"). In the event that you do not agree with any of these terms and conditions, do not use or install the Pre-Release Product and promptly return it unused to Intel.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Products may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:


Intel Corporation
P.O. Box 5937
Denver, CO 80217-9808

or call in North America 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708-296-9333.

Intel and Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2008, Intel Corporation. All Rights Reserved.




Contents


- 1.0 Introduction** 5
 - 1.1 Products Affected 5
 - 1.2 Reference Documents 5
- 2.0 Proper Power Supply Sequencing** 5
 - 2.1 Voltage Rail Sequencing 6
 - 2.2 Power On Reset Timing 7
 - 2.2.1 POR_BYPASS Timing - Internally Generated 7
 - 2.2.2 LAN_PWR_GOOD Timing - Externally Generated 7

Revision History

Rev	Rev Date	Description
1.0	Dec 2008	Initial public release.



Note: This page intentionally left blank.



1.0 Introduction

This document describes the power supply sequencing and the Power On Reset (POR)/LAN_PWR_GOOD design clarifications for the 82598 10 GbE controller.

1.1 Products Affected

Part Number	Product Name	Description
82598EB JL82598EB	Intel® 82598 10 GbE Ethernet Controller	High-Performance, Dual-Port 10 Gigabit Network Connectivity Designed for Multi-Core Processors and Optimized for Virtualization.

1.2 Reference Documents

- *Intel® 82598 10 GbE Ethernet Controller Open Source Datasheet*, Intel Corporation
- *Intel® 82598 10 Gigabit Ethernet Controller Specification Update*, Intel Corporation

2.0 Proper Power Supply Sequencing

The proper power on sequencing of the power supply voltage rails and the use of the internal Power On Reset (POR) versus the use of the externally generated LAN_PWR_GOOD signal (as specified in the current Intel® 82598 10 GbE Ethernet Controller Open Source Datasheet) are located in multiple sections of the document. Consequently, all sections should be looked at for proper power on sequencing as well as the use of POR or the LAN_PWR_GOOD signal.

Voltage rail sequencing must be followed (as described in the 82598 Datasheet) and as summarized below or excessive current leakage and/or device latch-up might occur.

Intel has made several updates/clarifications to the *Intel® 82598 10 GbE Ethernet Controller Open Source Datasheet*, and recommends that designers follow the summary steps below to assure that the Intel® 82598 is properly initialized and does not subject the silicon to latch-up and/or forward biasing the internal ESD protection diodes.

2.1 Voltage Rail Sequencing

- +3.3 V dc rail:
 - 3.3 V dc must come up first.
- +1.8 V dc rail:
 - 1.8 V dc follows 3.3 V dc and must come up* no sooner than 10 μ s and no later than 100 ms after 3.3 V dc.
- +1.2 V dc rail:
 - 1.2 V dc follows 3.3 V dc and must come up* no sooner than 10 μ s and no later than 100 ms after 3.3 V dc.
 - If 1.2 V dc rail ramp is leading 1.8 V dc; 1.2 V dc must not be more than 0.3 V (max) voltage difference from 1.8 V dc (for the entire ramp duration). See the following diagram.
 - If 1.2 V dc rail ramp is lagging 1.8 V dc; 1.2 V dc must not lag 1.8 V dc by more than 0.5 ms (when measured at 0.4 V dc). See Figure 1.

Note: If board designers have difficulty meeting this parameter, use the LAN_PWR_GOOD (external) timing parameter instead.





Figure 1. 82598 Power Supply Sequencing Diagram

Note: * measured at 90% of final nominal voltage amplitude.

For more detailed timing information, please refer to revision 2.5 (or later) of the *Intel® 82598 10 GbE Ethernet Controller Open Source Datasheet* (Section 5).



2.2 Power On Reset Timing

There are two methods of initializing the 82598: internally or externally. The desired implementation method can be determined by complying with the following power on sequence instructions.

2.2.1 POR_BYPASS Timing - Internally Generated

1. Disable the POR_BYPASS pin (via external 470 Ω pull-down resistor as specified in the Reference Schematics provided in the *Intel® 82598 10 GbE Ethernet Controller Open Source Datasheet*).
2. The LAN_POWER_GOOD pin should be left unconnected (has an internal pull-up resistor).
3. Apply power following the requirements described in [Section 2.1](#).


For more detailed timing information, please refer to revision 2.5 (or later) of the *Intel® 82598 10 GbE Ethernet Controller Open Source Datasheet* (Section 3).

2.2.2 LAN_PWR_GOOD Timing - Externally Generated

Note: if +1.2 V dc/+1.8 V dc voltage rail sequencing requirements cannot be met (refer to [Section 2.1](#) for details).

1. Enable the POR_BYPASS pin (via external 8.2 K Ω pull-up resistor to 3.3 V dc).
2. Apply the externally generated signal to the LAN_PWR_GOOD pin:
 - a. Initially de-asserted (low).
 - b. Assert (high) 40 to 80 ms after 3.3 V dc rail is stable (100%).
 - c. Must stay asserted for at least 100 ms (hold time for PERST#).

For more detailed timing information, please refer to revision 2.5 (or later) of the *Intel® 82598 10 GbE Ethernet Controller Open Source Datasheet* (Section 5).



Note: This page intentionally left blank.