Select a location for
Intel Education
Home ›Intel® Education Initiative › Others ›
Others
Vietnam Japan
 
Mr. Ho Trung My
back to top back to top
 
 
Personal Details Date of birth 12-01-1963
Place of birth Binh Hoa, Gia Dinh (now Binh Thanh district, HCMC)
Citizenship Vietnamese
Sex Male
Present marital status Unmarried
Address 112/22E/14 Dinh Tien Hoang, Binh Thanh district, HCMC
Telephone (848) 841-4747 (home)
(848) 865-5159 (work)
Education Engineer of Computer Science, Polytechnic University of Ho Chi Minh City (new name is Ho Chi Minh City University of Technology), Vietnam (1986).
M.Sc., INRS-Télécommunications, Montréal, Canada (1993) (with scholarship of CIDA)
Certificates of PLC: SIMATIC S5 System, Operation and Troubleshooting, and SINEC L1/H1 Workshop, Beijing Technology Training Center (cooperation with Siemens company), China (1994)
Language: English, French
Profession 1986 – Present Lecturer of Electrical and Electronic Engineering Faculty, HCMC
University of Technology (HUT), Vietnam.
1994 Chief of Electronic Engineering Laboratory.
1995 – 1997 Head of Electronic Engineering Department and Chief of Electrical Engineering Laboratory.
1997 – Present Head of Electronic Engineering Department.
Taught the following courses in his university and other places:
Electronic materials and components.
Semiconductor devices
Analog electronics and applications
Pulse circuits
Digital logic design
Digital system design
CAD for electronic engineering
Microprocessors
Data Communication
Digital Signal Processing
PLC (Programmable Logic Controller): Simatic S5 System - Operation and Troubleshooting (S5-90U, S5-95U, S5-115U, S7-300)
Unix System V - Sun OS for end-user
Computer architecture and organization
Data acquisition and data processing
Achievements
Lectures notes: “Basic course of SIMATIC S7-300 PLC (Siemens)” (in Vietnamese) for CATIC.
“Advanced course of SIMATIC S7-300 PLC (Siemens)” (in Vietnamese) for CATIC.
“PLC Network (Siemens)” (in Vietnamese) for CATIC.
“Microprocessors” (in Vietnamese) for HUT.
“Digital System Design” (in Vietnamese) for HUT.
“Logic Design with VHDL” (in Vietnamese) for HUT.
Supervisor for some thesis: Undergraduate:
Simulator of S5-90U PLC (Siemens)
Data Acquisition Kit with 8031/8051/89C51.
Simple PLC (like S5-90U PLC) with 89C51
ECG with microcomputer (parallel interface)
Design of DSP kit with ADSP2181
Viterbi Coder/Decoder on FPGA
Electronic Calendar on FPGA
Calculator on FPGA
8 bit Microprocessor on FPGA
FIR Digital Filter on FPGA
Design of 68332 kit
AES implementation with DSP kit
Graduate:
Audio Compression
RSA with FPGA
Static Image Compression/Decompression with CORDIC on FPGA.
AES implementation with FPGA Co-processing in DSP system.
Publications Ho Trung My, Applications of ICs: Linear DC Voltage Regulators (in Vietnamese), 1990.
Ho Trung My, Microprocessor (in Vietnamese).
Ho Trung My, Digital Electronics 2 (in Vietnamese)
A. Girard and M.T. Ho, Optimization of ISDN Networks with partial sharing, in Proc. 14th International Teletraffic Congress, June 1994.
E-mail myhtgm@gmail.com
myht@hcmut.edu.vn
 
Mr. Le Thi Thanh My
back to top back to top
 
 
Organization Saigon High Tech Park
Background University of Education, Ho Chi Minh City, Vietnam Bachelor. 1978
Syracuse University, NY, USA. MA Public Administration. 1995
College of Education, HCMC, Lecturer. 1980 - 1991
University of Economics, HCMC, Lecturer. 1992 - 2002
Saigon Hi Tech Park – Management Board. 2003 - Present
Research Publications Environmental Training for Future Business People (Article published in the Development Economics Monthly)
Japanese Experience in Urban Environment Management and Possible Areas for Japan-Vietnam Cooperation (Paper presented at EDI – FASID Conference, Kytakyushu, Japan)
Transferable Discharge Permits – Issues to Consider for Vietnam (Symposium Proceedings – First National Environment Conference, HN, VN)
Vietnam Country Paper (case for discussion at Regional Seminar on Practical Approach in Urban Environmental Management, EDI - TEI Bangkok, Thailand)
Curriculum and training materials on English for International Trade for Junior and Senior Students at the University of Economics
Current Situation and Strategies for Development of English for Academic Purposes (EAP) Programs at University of Economics HCMC
Cleaner Production in Ho Chi Minh City: Gap analysis and Policy recommendations - discussion paper for the Inception Phase of the City Cleaner Production Project for SMEs
Strategy for Raising Public Awareness – a component of HCMC Environmental Protection Strategy to Year 2010
Policy Recommendations for the Establishment of a Recycling Cluster In HCM
E-mail myltt@shtpvn.org
 
Dr. Nam Pham Ngoc
back to top back to top
 
 
Personal Details Date of birth 12-12-1975
Place of birth Hanoi, Vietnam
Nationality Vietnamese
Languages Vietnamese (native), English: fluent,
French: Good; Dutch and Japanese: Beginner
Telephone 0983608425
Department Department of Electronics and Informatics
Faculty Faculty of Electronics and Telecommunications
University Hanoi University of Technology
Education and Training
Feb 2006 – Mar 2006 Advanced IT training for Vietnamese IT lecturers, Yokohama, Japan
Oct 1999 – Sep 2004 Ph.D. student, Electrical Department (ESAT),
Faculty of Engineering, K.U.Leuven, Belgium
Research field: MPEG-4 research and QoS Management at End systems for Advanced Multimedia Applications
Oct 1998 - Sep 1999 Master of Artificial Intelligence, K.U.Leuven, Belgium
Title of Thesis: Hidden Markov Model based On-line Handwriting Recognition
Sep 1997 - Jun 1998 First year of Master Program in Electronic Engineering, Hanoi University of Technology, Hanoi, Vietnam
Sep 1992 - May 1997 B.Eng. in Electronics, Hanoi University of Technology, Hanoi, Vietnam
Grade: excellent Rank: 1
Teaching and Working Experiences
Oct 2004 - Present Working at department of electronics and informatics, HUT Develop applications on FPGA

Current undergraduate courses: Microprocessors, PLC (in Vietnamese)
- Computer systems fundamentals, Computer systems architectures (in English)

Current graduate courses: Digital system design with FPGA (in Vietnamese)
Oct 2001 - Sep 2004 Visiting researcher at IMEC, Leuven, Belgium. Developed a C++ based 3D rendering engine
Developed a C based 3D game for Compaq Ipaq PDA
Implemented 3D Texture mapping engine on FPGA
Oct 1999 - Oct 2001 ITEA/Europa Project Developed a QoS framework for Mpeg-4 applications
Jun 1999 - Sep 1999 Internship at LCI /Smart Pen, Leuven Developed a C++ based Hidden Markov Model online handwriting recognition software
2000 - 2004 Giving lab sessions for the course “Digital Electronics and microprocessors” (in English), Department of Electrical Engineering, K.U.Leuven, Belgium.
E-mail pnnam-fet@mail.hut.edu.vn
 
Dr. Nguyen Hoou Phoong
back to top back to top
 
 
Personal Details Date of birth 07 October 1942
Place of birth Laâm Ñoàng Province, Vietnam
Nationality Vietnam
Address 16/23A Ñaëng Vaên Ngöõ, Ward 10, District Phuù Nhuaän, HCMC
Telephone 848 – 8321998; 8356464
HP: 0913691703
University University of Natural Sciences
Vietnam National University of HoChiMinh City
Faculty Faculty of Electronics and Telecommunications
Education
1960 – 1961 First year at Saigon University of Sciences
1961 – 1965 B.E., University of Auckland, New Zealand
1965 – 1969 Ph.D., University of Auckland, New Zealand
Teaching and Administrative Experience
Teaching University of Natural Sciences HCMC, University of Technology HCMC,
University of Hue, University of Caàn Thô
Level: Undergraduate, Postgraduate, Ph.D. research supervisor
Courses: Analog and Digital Electronics, Communication Systems, Digital Signal Processing, Computer Organization and Architecture, Transforms, Fuzzy Logic and Neural Networks.
Administrative 1978 – 1995: Head of Department of Physical Electronics
1992 – Present: Director of Electronics & Computer Center
2004 – 2006: Head of Department of Electronics & Telecommunications
2006 – Present: Dean of Faculty of Electronics & Telecommunications
Special Skills Experiences in organizing, managing and planning.
Languages: English (fluent), French (Intermediate), Russian (Elementary), Germany (Elementary)
Research: see below
Professional Affiliations Deputy Chairman (1994 – 2002), Member of the Board (2002 – Present), Radio Electronics Association HCMC.

Member of Physics Association, HCMC.

Member of Automation Science and Technology Association of HCMC (2000 - Present).

Member of Science Board of HCMC Television (1980 - 1990).

Member of Science Board of Center for Television Research and Development (1999 - 2004).
Industrial background Consultant for Tektronix (USA in Singapore), in Vietnam (1998 - 2000)
Overseas Experience Study: in New Zealand from 1961 to 1969
Work: short times in New Zealand
Travel/Tourism: Australia, China, Hong Kong, Macau, Japan, Thailand, The Netherland, Malaysia
Research Interest Digital signal Processing, Computer Techniques, Mobile Communications.
Research Publications Text book: Digital Circuits, Thong Ke Publisher, 2000
Text book: Digital Signal Processing, Thong Ke Publisher, 2003
A number of solutions in realizing large display board for text and graphics, Nguyen Huu Phuong & Huynh Huu Thuan, Journal of Science – Technology Development, VNU-HCM, vol 4, 2001
Converting a MC (Microcontroller) into a PLC (Programmable Logic Controller), Nguyen Huu Phuong & Nguyen Thi Hong Ha, Journal of Science – Technology Development, VNU-HCM, vol 5, 2002
Design and build a microarrayer and DSP for Biology use, Nguyen Huu Phuong & Dinh Truong Thuan, 2005 International Symposium on Electrical – Electronic Engineering ISEE 2005 – HCMC, October 11-12/2005
Electronic Laboratory using Computer Network, Pham Thi Thu Phuong, Nguyen Truong An, Nguyen Huu Phuong, 2nd National Symposium of Fundamental and Applied Information Technology Research FAIR’05, 23-24/9/2005
Design of 16-bit DSP architecture on FPGA, Le Duc Hung, Huynh Huu Thuan, Nguyen Huu Phuong, 2nd National Symposium of Fundamental and Applied Information Technology Research FAIR’05, 23-24/9/2005
Realizing real time digital filter using FPGA interfaced to PCI bus, Huynh Huu Thuan, Nguyen Huu Phuong, Journal of Science – Technology Development, VNU-HCM, vol 8, 2005
Electronic Laboratory using Computer Network, Pham Thi Thu Phuong, Nguyen Truong An, Nguyen Huu Phuong, Journal of Science – Technology Development, VNU-HCM, vol 9, 2005
Sound separation using ICA, Truong Tan Quang, Nguyen Huu Phuong, Journal of Science – Technology Development, VNU-HCM, vol 9, 2005
Recognitions and Awards Congratulation Certificate by the Minister of Education and Training (4 times)
Congratulation Certificate by the President of VNU – HCM (twice)
Consolation prize of Technical Innovation of HCMC (2005)
Consolation prize of Vietnam VFOTEC Fund (2006)
E-mail nhphuong@hcmuns.edu.vn
phuongnh5@yahoo.com
 
Mr. Pham Bach Duong
back to top back to top
 
 
Department Lecturer of Mechatronics Department
Faculty Faculty of Mechanical Engineering
University University of Technical Education
Ho Chi Minh City, Vietnam.
Education Master of Engineering (Mechatronics)
Asian Institute of Technology (Bangkok, Thailand)
Thesis: Kinematics design and implementation of a robotics assistive walking device for hemiplegic people.
Bachelor of Engineering (Electronics)
Ho Chi Minh City University of Technical Education
Thesis: Design and implementation of an automatic broadcasting stations positioning control system for TV antenna.
Specialities Automatic Control, Control Theory, Basic Electronic, Digital and Analog System Design, Computer Structure and Programming Technique, Industrial Digital Image Processing, Sensors, Robotics, Programmable Logic Controller, Electric–Pneumatic–Hydraulic Servo System, Microcontroller.
Work Experience 3 years served as university lecturer.
1 year worked abroad (Thailand)
Languages Vietnamese (Native language)
English (Very good)
Computer Skills Software Applications Microsoft Office 2003, Web Designing, Macromedia Flash MX, Photoshop, Matlab, Mechanical Drawing, Electrical and Electronic Drawing and Designing, PLC etc.
Hardware Applications Computer hardware expert.
E-mail bachduong@hcmute.edu.vn
pbduong@yahoo.com
pbduong@gmail.com
 
Dr. Shigeru Yamashita
back to top back to top
 
 
University Graduate School of Information Science, Nara Institute of Science and Technology
Focus Area Logic synthesis, LSI design, Reconfigurable computing, Quantum computing
Activities with Intel Curriculum Development

Background

Education Ph.D. in Computer Science, Kyoto University, 2000.
Advisor: Prof. Yahiko Kambayashi

Master of Information Science, Kyoto University, 1995.

Bachelor of Information Science, Kyoto University, 1993.
Professional Experiences 2003 - Present Associate Professor, Graduate School of Information Science, Nara Institute of Science and Technology
June - July, 2006 Visiting Scholar, Department of Computer Science, Faculty of Engineering, University of Victoria
June - October, 2006 Visiting Scholar, Department of Electrical and Computer Engineering, Portland State University
2000 - 2003 Researcher, Quantum Computation and Information, ERATO Project, Japan Science and Technology Agency
1995 - 2003 Researcher, NTT Communication Science Laboratories, Nippon Telegraph and Telephone Corporation
Research Publications K. Tanaka, S. Yamashita and Yahiko Kambayashi, ``SPFD-based One-to-Many Rewiring (OMR) for Delay Reduction of LUT-based FPGA Circuits,'' Proc. of GLS-VLSI 2004, pp. 348-353, Apr. 2004.
M. Tomono, M. Nakanishi, S. Yamashita, and K. Watanabe, ``Event-Oriented Computing with Reconfigurable Platform,'' Proc. of Asia and South Pacific Design Automation Conference 2005 (ASP-DAC 2005), pp. 1248-1251, Jan. 2005.
K. Tanaka, S. Yamashita, Yahiko Kambayashi, ``SPFD-Based Flexible Transformation of LUT-Based FPGA Circuits,'' IEICE Trans. Fundamentals, Vol. E88-A, No. 4, pp. 1039-1046, Apr. 2005.
N. Nakai, M. Nakanishi, S. Yamashita, and K. Watanabe, ``Reconfigurable 1-Bit Processor Array with Reduced Wirng Area,'' Proc. International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 2005), pp. 225-231, June 2005.
S. Yamashita, K. Tanaka, H. Takada, K. Obata and K. Takagi, ``A Transduction-based Framework to Synthesize RSFQ Circuits,'' Proc. of Asia and South Pacific Design Automation Conference 2006 (ASP-DAC 2006), pp. 266-272, Jan. 2006.
E-mail ger@is.naist.jp
Personal Webpage http://qc.naist.jp/~ger/